Communication on a segmented bus platform

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2004, Pages 205-208

  Seceleanu, Tiberiu ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SOFTWARE; DATA TRANSFER; ELECTRIC POWER UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; THROUGHPUT;

GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS); SEGMENTED BUS PLATFORM; SINGLE CLOCKED DESIGNS; SYSTEM-ON-A-CHIP (SOC);

ELECTRIC NETWORK TOPOLOGY;

EID: 14844337866     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Altera Corporation. Metastability in Altera Devices. Application Note 42, May 1999.
2. Altera Corporation. Techniques to Make Clock Switching Glitch Free. White Paper, August 2001.
3. D. M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Standford University, 1984.
4. J. Y. Chen et al. Segmented Bus Design for Low-Power Systems. IEEE Trans. On VLSI Systems, Vol. 7, No. 1, 1999, pp. 25-29
5. W.J. Dally, J.W. Poulton. Digital System Engineering. Cambridge University Press 1998.
6. W.J. Dally, B. Towles Route Packets, Not Wires: On-Chip Interconnection Networks. DAC 2001, pp. 684-689.
7. W.-B. Jone et al. Design Theory and Implementation for Low-Power Segmented Bus Systems. ACM Transactions on Design Automation of Electronic Systems, Vol. 8, Nr. 1, 2003, pp. 38-54.
8. J. Kessels et al. Bridging Clock Domains by Synchronizing the Mice in the Mousetrap. J.J. Chico and E. Macii (Eds.): PATMOS 2003, Springer-Verlag, LNCS 2799, pp. 141-150.
9. th Asia Pacific Conference on Chip Design Language, Japan, 1999
10. J. Plosila et al. Implementation of a Self-Timed Segmented Bus. IEEE Design & Test of Computers, Vol. 20, Nr. 6, 2003, pp. 44-50.
11. th IEEE ASIC/SOC Conference, 2002, pp. 216-221.
12. T. Seceleanu, O. Nevalainen et al. On the Organization of a Multi-segmented Bus. To appear as technical report, 2004.
13. E.S. Shin et al. Round-robin Arbiter Design and Generation. ISSS'02, 2002, Kyoto, Japan.