FLEXBUS: A high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 571-574

  Sekar, Krishna ^a   Lahiri, Kanishka ^b   Raghunathan, Anand ^b   Dey, Sujit ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

Communication architectures; On chip bus

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; TELECOMMUNICATION TRAFFIC;

FLEXBUS; RUN-TIME VARIATIONS; SYSTEM-ON-CHIP COMMUNICATION;

COMMUNICATION SYSTEMS;

EID: 27944431648     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193875     Document Type: Conference Paper

References (20)

1. "CoreConnect Bus Architecture." http://www.chips.ibm.com/ products/coreconnect/.
2. "AMBA 2.0 Specification." http://www.arm.com/armtech/AMBA.
3. D. Wingard and A. Kurosawa, "Integration Architecture for System-on-a-Chip Design," in Proc. Custom Integrated Circuits Conf., pp. 85-88, 1998.
4. A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino, "SPIN: A Scalable, Packet Switched, On-Chip Micro-Network," in Proc. Design Automation & Test Europe (DATE) Conf., pp. 70-73, 2003.
5. S. Han, A. Baghdadi, M. Bonaciu, S. Chae, and A. A. Jerraya, "An Efficient Scalable and Flexible Data Transfer Architecture for Multiprocessor SoC with Massive Distributed Memory," in Proc. Design Automation Conf., pp. 250-255, June 2004.
6. R. Yoshimura, K. T. Boon, T. Ogawa, S. Hatanaka, T. Matsuoka, and K. Taniguchi, "DS-CDMA Wired Bus With Simple Interconnection Topology for Parallel Processing System LSIs," in Proc: Int. Solid-State Circuits Conf., pp. 370-371, 2000.
7. K.Lahiri, A.Raghunathan, and S.Dey, "Design of High-Performance System-on-Chips Using Communication Architecture Tuners," IEEE Trans. on CAD, vol. 23, no. 6, pp. 919-932, 2004.
8. T. Meyerowitz, C. Pinello, and A. Sangiovanni-Vincentelli, "A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies," in Proc. Design Automation Conf., pp. 312-317, June 2003.
9. J. Hu and R. Marculescu, "DyAD - Smart Routing For Networks-on-Chip," in Proc. Design Automation Conf., pp. 260-263, June 2004.
10. A. Pinto, L. P. Carloni, and A. Sangiovanni-Vincentelli, "Constraint-Driven Communication Synthesis," in Proc. Design Automation Conf., pp. 783-788, June 2002.
11. S.Pasricha, N.Dutt, and M.B.Romdhane, "Fast Exploration of Bus-based On-chip Communication Architectures," in Proc. Int. Symp. HW/SW Codesign, Sept. 2004.
12. "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications." IEEE Computer Society LAN/MAN Standards Committee, IEEE Std 802.11-1999 Edition.
13. L.Benini, A.Bogliolo, G.Paleologo, and G.D.Micheli, "Policy Optimization for Dynamic Power Management," IEEE Trans. on CAD, vol. 18, pp. 813-833, June 1999.
14. F. Douglis, P. Krishnan, and B. Bershad, "Adaptive Disk Spin-Down Policies for Mobile Computers," in USENIX Symp. Mobile and Location Independent Computing, pp. 121-137, Apr. 1995.
15. "Synopsys DesignWare Intellectual Property." http://www.synopsys.com/products/designware/designware.html.
16. "Modelsim 5.7e." http://www.model.com.
17. W. Dai, L. Wu, and S. Zhang, "UCSC Floorplanning Tool." http://www.soe.ucsc.edu/research/surf/GSRC/progress.html.
18. "CB-12." http://www.necel.com/cbic/en/cb12/cb12.html.
19. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, Menlo Park, CA, 1990
20. "Design Compiler 2003.12, Synopsys Inc.," http://www.synopsys. com/ products/logic/design_compiler.html.