50 years of CORDIC: Algorithms, architectures, and applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 1893-1907

  Meher, Pramod K ^a   Valls, Javier ^b   Juang, Tso Bing ^c   Sridharan, K ^d   Maharatna, Koushik ^e  

^a INSTITUTE FOR INFOCOMM RESEARCH   (Singapore)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^c NATIONAL PINGTUNG UNIVERSITY   (Taiwan)

^d INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

^e UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

Arithmetic circuits; CORDIC; CORDIC algorithms; Digital signal processing chip; VLSI

Indexed keywords

DIGITAL COMPUTERS; DIGITAL SIGNAL PROCESSING; EIGENVALUES AND EIGENFUNCTIONS; HYPERBOLIC FUNCTIONS; IMAGE COMMUNICATION SYSTEMS; IMAGE PROCESSING; LINEAR SYSTEMS; SINGULAR VALUE DECOMPOSITION;

ARITHMETIC CIRCUIT; CORDIC; CORDIC ALGORITHMS; DIGITAL SIGNAL PROCESSING CHIPS; VLSI;

THREE DIMENSIONAL COMPUTER GRAPHICS;

EID: 70349244955     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2025803     Document Type: Article

References (110)

1. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Computers, vol. EC-8, pp. 330-334, Sept. 1959.
2. J. E. Volder, "The birth of CORDIC," J. VLSI Signal Process., vol. 25, pp. 101-105, 2000.
3. J. S. Walther, "A unified algorithm for elementary functions," in Proc. 38th Spring Joint Computer Conf., Atlantic City, NJ, 1971, pp. 379-385.
4. J. S. Walther, "The story of unified CORDIC," J. VLSI Signal Process., vol. 25, no. 2, pp. 107-112, June 2000.
5. D. S. Cochran, "Algorithms and accuracy in the HP-35," Hewlett-Packard J., pp. 1-11, Jun. 1972.
6. J.-M. Muller, Elementary Functions: Algorithms and Implementation. Boston, MA: Birkhauser Boston, 2006.
7. S.-F. Hsiao and J.-M. Delosme, "Householder CORDIC algorithms," IEEE Trans. Computers, vol. 44, no. 8, pp. 990-1001, Aug. 1995.
8. E. Antelo, J. Villalba, and E. L. Zapata, "A low-latency pipelined 2D and 3D CORDIC processors," IEEE Trans. Computers, vol. 57, no. 3, pp. 404-417, Mar. 2008.
9. D. Timmermann, H. Hahn, and B. J. Hosticka, "Low latency time CORDIC algorithms," IEEE Trans. Computers, vol. 41, no. 8, pp. 1010-1015, Aug. 1992.
10. S. Wang, V. Piuri, and J. E. E. Swartzlander, "Hybrid CORDIC algorithms," IEEE Trans. Computers, vol. 46, no. 11, pp. 1202-1207, Nov. 1997.
11. S. Wang and E. E. Swartzlander, Jr., "Merged CORDIC algorithm," in IEEE Int. Symp. on Circuits Syst. (ISCAS'95), 1995, vol. 3, pp. 1988-1991.
12. B. Gisuthan and T. Srikanthan, "Pipelining flat CORDIC based trigonometric function generators," Microelectron. J., vol. 33, pp. 77-89, 2002.
13. S. Suchitra, S. Sukthankar, T. Srikanthan, and C. T. Clarke, "Elimination of sign precomputation in flat CORDIC," in IEEE Int. Symp. on Circuits Syst., ISCAS'05, May 2005, vol. 4, pp. 3319-3322.
14. E. Deprettere, P. Dewilde, and R. Udo, "Pipelined CORDIC architectures for fast VLSI filtering and array processing," in IEEE Int. Conf. on Acoust., Speech, Signal Process., ICASSP'84,Mar. 1984, vol. 9, pp. 250-253.
15. H. Kunemund, S. Soldner, S. Wohlleben, and T. Noll, "CORDIC processor with carry save architecture," in Proc. ESSCIRC 90, Sept. 1990, pp. 193-196.
16. E. Antelo, J. Villalba, J. D. Bruguera, and E. L. Zapatai, "High performance rotation architectures based on the radix-4 CORDIC algorithm," IEEE Trans. Computers, vol. 46, no. 8, pp. 855-870, Aug. 1997.
17. P. R. Rao and I. Chakrabarti, "High-performance compensation technique for the radix-4 CORDIC algorithm," Proc. IEE Comput. and Digital Techn., vol. 149, no. 5, pp. 219-228, Sep. 2002.
18. E. Antelo, T. Lang, and J. D. Bruguera, "Very-high radix circular CORDIC: Vectoring and unified rotation/vectoring," IEEE Trans. Computers, vol. 49, no. 7, pp. 727-739, July 2000.
19. Y. H. Hu and S. Naganathan, "An angle recoding method for CORDIC algorithm implementation," IEEE Trans. Comput., vol. 42, no. 1, pp. 99-102, Jan. 1993.
20. Y. H. Hu and H. H. M. Chern, "A novel implementation of CORDIC algorithm using backward angle recoding (BAR)," IEEE Trans. Comput. vol. 45, no. 12, pp. 1370-1378, Dec. 1996.
21. C.-S.Wu, A.-Y. Wu, and C.-H. Lin, "A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes," IEEE Trans. Circuits Syst. II: Anal. Digital Signal Process., vol. 50, no. 9, pp. 589-601, Sep. 2003.
22. T. K. Rodrigues and E. E. Swartzlander, "Adaptive CORDIC: Using parallel angle recoding to accelerate CORDIC rotations," in 40th Asilomar Conf. on Signals, Syst. and Computers, ACSSC'06, Oct.-Nov. 2006, pp. 323-327.
23. M. Kuhlmann and K. K. Parhi, "P-CORDIC: A precomputation based rotation CORDIC algorithm," EURASIP J. Appl. Signal Process., vol. 2002, no. 9, pp. 936-943, 2002.
24. D. Fu and A. N. Willson, Jr., "A high-speed processor for digital sine/cosine generation and angle rotation," in Conf. Rec. 32nd Asilomar Conf. on Signals, Syst. & Computers, Nov. 1998, vol. 1, pp. 177-181.
25. C.-Y. Chen and W.-C. Liu, "Architecture for CORDIC algorithm realization without ROM lookup tables," in Proc. 2003 Int. Symp. on Circuits Syst., ISCAS'03, May 2003, vol. 4, pp. 544-547.
26. D. Fu and A. N. Willson, Jr., "A two-stage angle-rotation architecture and its error analysis for efficient digital mixer implementation," IEEE Trans.Circuits Syst. I: Reg. Papers, vol. 53, no. 3, pp. 604-614, Mar. 2006.
27. S. Ravichandran and V. Asari, "Implementation of unidirectional CORDIC algorithm using precomputed rotation bits," in 45th Midwest Symp. on Circuits Syst., 2002. MWSCAS 2002, Aug. 2002, vol. 3, pp. 453-456.
28. C.-Y. Chen and C.-Y. Lin, "High-resolution architecture for CORDIC algorithm realization," in Proc. Int. Conf. on Commun., Circuits Syst., ICCCS'06, June 2006, vol. 1, pp. 579-582.
29. D. D. Hwang, D. Fu, and A. N. Willson, Jr., "A 400-MHz processor for the conversion of rectangular to polar coordinates in 0.25-/m u-m CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1771-1775, Oct. 2003.
30. S.-W. Lee, K.-S. Kwon, and I.-C. Park, "Pipelined cartesian-to-polar coordinate conversion based on SRT division," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 54, no. 8, pp. 680-684, Aug. 2007.
31. S.-F. Hsiao, Y.-H. Hu, and T.-B. Juang, "A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations," IEEE Signal Process. Lett., vol. 11, no. 2, 2004.
32. T.-B. Juang, S.-F. Hsiao, and M.-Y. Tsai, "Para-CORDIC: Parallel CORDIC rotation algorithm," IEEE Trans. Circuits Syst. I: Regular Papers vol. 51, no. 8, 2004.
33. T.-B. Juang, "Area/delay efficient recoding methods for parallel CORDIC rotations," in IEEE Asia Pacific Conf. on Circuits Syst., APCCAS'06 Dec. 2006, pp. 1539-1542.
34. M. D. Ercegovac and T. Lang, "Redundant and on-line CORDIC: Application to matrix triangularization and SVD," IEEE Trans. Computers, vol. 39, no. 6, pp. 725-740, June 1990.
35. N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a constant scale factor for sine and cosine computation," IEEE Trans. Computers, vol. 40, no. 9, pp. 989-995, Sept. 1991.
36. J. Duprat and J.-M. Muller, "The CORDIC algorithm: New results for fast VLSI implementation," IEEE Trans. Computers, vol. 42, no. 2, pp. 168-178, Feb. 1993.
37. J.-A. Lee and T. Lang, "Constant-factor redundant CORDIC for angle calculation and rotation," IEEE Trans. Computers, vol. 41, no. 8, pp. 1016-1025, Aug. 1992.
38. N. D. Hemkumar and J. R. Cavallaro, "Redundant and on-line CORDIC for unitary transformations," IEEE Trans. Computers, vol. 43, no. 8, pp. 941-954, Aug. 1994.
39. J. Valls, M. Kuhlmann, and K. K. Parhi, "Evaluation of CORDIC algorithms for FPGA design," J. VLSI Signal Process. Syst., vol. 32, no. 3, pp. 207-222, Nov. 2002.
40. D. E. Metafas and C. E. Goutis, "A floating point pipeline CORDIC processor with extended operation set," in IEEE Int. Symp. on Circuits Syst., ISCAS'91, June 1991, vol. 5, pp. 3066-3069.
41. Z. Feng and P. Kornerup, "High speed DCT/IDCT using a pipelined CORDIC algorithm," in 12th Symp. on Computer Arithmetic, July 1995, pp. 180-187.
42. M. Jun, K. K. Parhi, G. J. Hekstra, and E. F. Deprettere, "Efficient implementations of pipelined CORDIC based IIR digital filters using fast orthonormal μ-rotations," IEEE Trans. Signal Process., vol. 48, no. 9, 2000.
43. M. Chakraborty, A. S. Dhar, and M. H. Lee, "A trigonometric formulation of the LMS algorithm for realization on pipelined CORDIC," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 52, no. 9, 2005.
44. E. I. Garcia, R. Cumplido, and M. Arias, "Pipelined CORDIC design on FPGA for a digital sine and cosine waves generator," in Int. Conf. on Electr. Electron. Eng., ICEEE'06, Sept. 2006, pp. 1-4.
45. H. Dawid and H. Meyr, "The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations," IEEE Trans. Computers, vol. 45, no. 3, pp. 307-318, Mar. 1996.
46. C. Y. Kang and E. E. Swartzlander, Jr., "Digit-pipelined direct digital frequency synthesis based on differential CORDIC," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 5, pp. 1035-1044, May 2006.
47. R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II: Analog Digital Signal Process., vol. 43, no. 10, pp. 677-688, Oct. 1996.
48. O. Gustafsson, A. G. Dempster, K. Johansson, M. D. Macleod, and L. Wanhammar, "Simplified design of constant coefficient multipliers," J. Circuits, Syst., Signal Process., vol. 25, no. 2, pp. 225-251, Apr. 2006.
49. G. Gilbert, D. Al-Khalili, and C. Rozon, "Optimized distributed processing of scaling factor in CORDIC," in 3rd Int. IEEE-NEWCAS Conf., June 2005, pp. 35-38.
50. A. M. Despain, "Fourier transform computers using CORDIC iterations," IEEE Trans. Computers, vol. 23, no. C-10, pp. 993-1001, Oct. 1974.
51. P. Dewilde, E. F. Deprettere, and R. Nouta, "Parallel and pipelined VLSI implementation of signal processing algorithms," in VLSI and Modern Signal Processing, S. Y. Kung, H. J. Whitehouse, and T. Kailath, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1995.
52. K. J. Jones, "High-throughput, reduced hardware systolic solution to prime factor discrete Fourier transform algorithm," Proc. IEE Computers and Digital Techn., vol. 137, no. 3, pp. 191-196, May 1990.
53. P. K. Meher, J. K. Satapathy, and G. Panda, "Efficient systolic solution for a new prime factor discrete Hartley transform algorithm," Proc. IEE Circuits, Devices & Syst., vol. 140, no. 2, pp. 135-139, Apr. 1993.
54. Z.-X. Lin and A.-Y. Wu, "Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for scaling-free high-performance rotational operations," in IEEE Int. Conf. on Acoust., Speech, Signal Process., ICASSP'03, Apr. 2003, vol. 2, pp. 653-656.
55. C.-H. Lin and A.-Y. Wu, "Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2385-2396, Nov. 2005.
56. C.-L. Yu, T.-H. Yu, and A.-Y. Wu, "On the fixed-point properties of mixed-scaling-rotation CORDIC algorithm," in IEEE Workshop on Signal Process. Syst., Oct. 2007, pp. 430-435.
57. A. S. Dhar and S. Banerjee, "An array architecture for fast computation of discrete hartley transform," IEEE Trans. Circuits Syst., vol. 38, no. 9, pp. 1095-1098, Sep. 1991.
58. K. Maharatna, A. Troya, S. Banerjee, and E. Grass, "New virtually scaling free adaptive CORDIC rotator," Proc. IEE Computers and Digital Techn., vol. 151, no. 6, pp. 448-456, Nov. 2004.
59. K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, "Modified virtually scaling free adaptive CORDIC rotator algorithm and architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 11, pp. 1463-1474, Nov. 2005.
60. J. Villalba, T. Lang, and E. Zapata, "Parallel compensation of scale factor for the CORDIC algorithm," J. VLSI Signal Process., vol. 19, no. 3, pp. 227-241, Aug. 1998.
61. D. Timmermann, H. Hahn, B. J. Hosticka, and B. Rix, "A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms," Integration, the VLSI J., vol. 11, no. 1, pp. 85-100, Mar. 1991.
62. Y. H. Hu, "The quantization effects of the CORDIC algorithm," IEEE Trans. Signal Process., vol. 40, no. 4, pp. 834-844, Apr. 1992.
63. K. Kota and J. R. Cavallaro, "Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors," IEEE Trans. Computers, vol. 42, no. 7, pp. 769-779, July 1993.
64. Y. H. Hu, "CORDIC-based VLSI architectures for digital signal processing," IEEE Signal Process. Mag., vol. 9, no. 3, pp. 16-35, July 1992.
65. F. Angarita, A. Perez-Pascual, T. Sansaloni, and J. Vails, "Efficient FPGA implementation of cordic algorithm for circular and linear coordinates," in Int. Conf. on Field Programmable Logic and Appl. Aug. 2005, pp. 535-538.
66. G. H. Golub and C. F. Van Loan, Matrix Computations, 3rd ed. Baltimore, MD: Johns Hopkins Univ. Press, 1996.
67. G. Lightbody, R. Woods, and R. Walke, "Design of a parameterizable silicon intellectual property core for QR-based RLS filtering," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 659-678, Aug. 2003.
68. J. R. Cavallaro and F. T. Luk, "CORDIC arithmetic for a SVD processor," J. Parallel and Distributed Computing, vol. 5, pp. 271-290, 1988.
69. J. M. Delosme, "A processor for two-dimensional symmetric eigenvalue and singular value arrays," in IEEE 21th Asilomar Conf. on Circuits, Syst., and Computers, Nov. 1987, pp. 217-221.
70. Z. Liu, K. Dickson, and J. V. McCanny, "Application-specific instruction set processor for SoC implementation of modern signal processing algorithms," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 52, no. 4, pp. 755-765, Apr. 2005.
71. K. J. Jones, "2D systolic solution to discrete Fourier transform," Proc. IEE Computers and Digital Techn., vol. 136, no. 3, pp. 211-216, May 1989.
72. T.-Y. Sung, "Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations," Proc. IEE Vision, Image Signal Process., vol. 153, no. 4, pp. 405-410, Aug. 2006.
73. L.-W. Chang and S.-W. Lee, "Systolic arrays for the discrete Hartley transform," IEEE Trans. Signal Process., vol. 39, no. 11, pp. 2411-2418, Nov. 1991.
74. P. K. Meher and G. Panda, "Novel recursive algorithm and highly compact semisystolic architecture for high throughput computation of 2-D DHT," Electron. Lett., vol. 29, no. 10, pp. 883-885, May 1993.
75. W.-H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun. vol. 25, no. 9, pp. 1004-1009, Sep. 1977.
76. B. Das and S. Banerjee, "Unified CORDIC-based chip to realise DFT/DHT/DCT/DST," Proc. IEE Computers and Digital Techniques, vol. 149, no. 4, pp. 121-127, July 2002.
77. J.-H. Hsiao, L.-G. Ghen, T.-D. Chiueh, and C.-T. Chen, "High throughput CORDIC-based systolic array design for the discrete cosine transform," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 3, pp. 218-225, June 1995.
78. D. C. Kar and V. V. B. Rao, "A CORDIC-based unified systolic architecture for sliding window applications of discrete transforms," IEEE Trans. Signal Process., vol. 44, no. 2, pp. 441-444, Feb. 1996.
79. Y. H. Hu and S. Naganathan, "A novel implementation of chirp Z-transform using a CORDIC processor," IEEE Trans. Acoust., Speech, Signal Process., vol. 38, no. 2, pp. 352-354, Feb. 1990.
80. J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications. Upper Saddle River, NJ: Prentice-Hall, 1996.
81. R. C. Gonzalez, Digital Image Processing, 3rd ed. Upper Saddle River, N.J.: Prentice Hall, 2008.
82. N. Guil, J. Villalba, and E. L. Zapata, "A fast Hough transform for segment detection," IEEE Trans. Image Process., vol. 4, no. 11, pp. 1541-1548, Nov. 1995.
83. S. M. Bhandakar and H. Yu, "VLSI implementation of real-time image rotation," in Int. Conf. on Image Process., Sept. 1996, vol. 2, pp. 1015-1018.
84. S. Sathyanarayana, S. R. Kumar, and S. Thambipillai, "Unified CORDIC based processor for image processing," in 15th Int. Conf. on Digital Signal Process., July 2007, pp. 343-346.
85. J. Valls, T. Sansaloni, A. Perez-Pascual, V. Torres, and V. Almenar, "The use of CORDIC in software defined radios: A tutorial," IEEE Commun. Mag., vol. 44, no. 9, 2006.
86. L. Cordesses, "Direct digital synthesis: A tool for periodic wave generation (part 1)," IEEE Signal Process. Mag., vol. 21, no. 4, 2004.
87. J. Vankka, Digital Synthesizers and Transmitters for Software Radio Dordrecht, Netherlands: Springer, 2005.
88. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," in 50th IEEE International Frequency Control Symposium, Jun. 1996, pp. 942-950.
89. F. Cardells-Tormo and J. Valls-Coquillat, "Optimisation of direct digital frequency synthesisers based on CORDIC," Electron. Lett., vol. 37, no. 21, 2001.
90. M. E. Frerking, Digital Signal Processing in Communication Systems New York: Van Nostrand Reinhold, 1994.
91. H. Meyr, M. Moeneclaey, and S. A. Fechtel, Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing New York: Wiley, 1998.
92. F. Cardells, J. Valls, V. Almenar, and V. Torres, "Efficient FPGA-based QPSK demodulation loops: Application to the DVB standard," Lectures Notes on Computer Sci., vol. 2438, pp. 102-111, 2002.
93. C. Dick, F. Harris, and M. Rice, "FPGA implementation of carrier synchronization for QAM receivers," J. VLSI Signal Process., vol. 36, pp. 57-71, 2004.
94. M. J. Canet, F. Vicedo, V. Almenar, and J. Valls, "FPGA implementation of an IF transceiver for OFDM-based WLAN," in IEEE Workshop on Signal Process. Syst., SIPS'04, 2004, pp. 227-232.
95. A. Troya, K. Maharatna, M. Krstic, E. Grass, U. Jagdhold, and R. Kraemer, "Low-power VLSI implementation of the inner receiver for OFDM-based WLAN systems," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 55, no. 2, pp. 672-686, Mar. 2008.
96. Z. Guo and P. Nilsson, "A VLSI architecture of the square root algorithm for V-BLAST detection," J. VLSI Signal Process. Syst., vol. 44, no. 3, pp. 219-230, Sept. 2006.
97. Z. Khan, T. Arslan, J. S. Thompson, and A. T. Erdogan, "Analysis and implementation of multiple-input, multiple-output VBLAST receiver from area and power efficiency perspective," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 11, pp. 1281-1286, Nov. 2006.
98. F. Sobhanmanesh and S. Nooshabadi, "Parametric minimum hardware QR-factoriser architecture for V-BLAST detection," Proc. IEE Circuits, Devices and Syst., vol. 153, no. 5, pp. 433-441, Oct. 2006.
99. C. M. Rader, "VLSI systolic arrays for adaptive nulling [radar]," IEEE Signal Process. Mag., vol. 13, no. 4, pp. 29-49, July 1996.
100. R. Hamill, J. V. McCanny, and R. L. Walke, "Online CORDIC algorithm and VLSI architecture for implementing QR-array processors," IEEE Trans. Signal Process., vol. 48, no. 2, pp. 592-598, Feb. 2000.
101. C. Lee and P. Chang, "A maximum pipelined CORDIC architecture for inverse kinematic position computation," IEEE Trans. Robot. Autom. vol. RA-3, no. 5, pp. 445-458, 1987.
102. R. Harber, J. Li, X. Hu, and S. Bass, "The application of bit-serial CORDIC computational units to the design of inverse kinematics processors," in Proc. IEEE Int. Conf. on Robot. and Autom., 1988, pp. 1152-1157.
103. C. Krieger and B. Hosticka, "Inverse kinematics computations with modified CORDIC iterations," Proc. IEE Computers and Digital Techn. vol. 143, pp. 87-92, Jan. 1996.
104. Y.Wang and S. Butner, "A new architecture for robot control," in Proc. IEEE Int. Conf. on Robot. Autom., 1987, pp. 664-670.
105. Y. Wang and S. Butner, "RIPS: A platform for experimental real-time sensory-based robot control," IEEE Trans. Syst., Man, Cybern., vol. 19, pp. 853-860, 1989.
106. I. Walker and J. Cavallaro, "Parallel VLSI architectures for real-time kinematics of redundant robots," in Proc. IEEE Int. Conf. on Robot. Autom., 1993, pp. 870-877.
107. M. Kameyama, T. Amada, and T. Higuchi, "Highly parallel collision detection processor for intelligent robots," IEEE J. Solid-State Circuits, vol. 27, pp. 300-306, 1992.
108. T. Lang and E. Antelo, "High-throughput CORDIC-based geometry operations for 3D computer graphics," IEEE Trans. Computers, vol. 54, no. 3, pp. 347-361, Mar. 2005.
109. B. Phong, "Illumination for computer generated pictures," Commun. ACM, pp. 311-317, June 1975.
110. J. Euh, J. Chittamuru, and W. Burleson, "CORDIC vector interpolator for power-aware 3D computer graphics," in IEEE Workshop on Signal Process. Syst., SIPS'02, Oct. 2002, pp. 240-245.