Digit-pipelined direct digital frequency synthesis based on differential CORDIC

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 5, 2006, Pages 1035-1044

  Kang, Chang Yong ^a   Swartzlander Jr , Earl E ^b  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

Differential CORDIC (DCORDIC); Digit level pipelining; Direct digital frequency synthesis (DDFS); On line arithmetic; Systolic array

Indexed keywords

ALGORITHMS; DIGITAL ARITHMETIC; FREQUENCY SYNTHESIZERS; PHASE SHIFTERS; PIPELINE PROCESSING SYSTEMS; SYSTOLIC ARRAYS;

DIGIT-LEVEL PIPELINING; DIRECT DIGITAL FREQUENCY SYNTHESIS; ON-LINE ARITHMETIC; SYSTOLIC ARRAY;

ELECTRIC NETWORK SYNTHESIS;

EID: 33646536034     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.862183     Document Type: Article

References (21)

1. L. E. Larson, RF and Microwave Circuit Design for Wireless Communications. Norwood, MA: Artech House, 1996.
2. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, no. 1, pp. 48-56, Mar. 1971.
3. J. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, no. 3, pp. 330-334, Sep. 1959.
4. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," in Proc. 1996 IEEE Int. Freq. Contr. Symp., 1996, pp. 942950.
5. G. C. Gielis, R. van de Plassche, and J. van Valburg, "A 540-MHz 10-b polar-to-cartesian converter," IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1645-1650, Nov. 1991.
6. A. Madisetti, A. Y. Kwentus, and A. N. Willson Jr., "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, no. 8, pp. 1034-1043, Aug. 1999.
7. J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," in Proc. IEE Circuits Devices Syst., vol. 151, 2004, pp. 519-528.
8. H. Dawid and H. Meyr, "The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations," IEEE Trans. Comput., vol. 45, no. 3, pp. 307-318, Mar. 1996.
9. M. D. Ercegovac and T. Lang, "On-line arithmetic: A design methodology and applications in digital signal processing," in VLSI Signal Process. III, 1988, pp. 252-263.
10. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. New York: Oxford University Press, 2000.
11. B. Parhami, "Generalized signed-digit number system: A unifying framework for redundant number representations," IEEE Trans. Comput., vol. 39, no. 1, pp. 89-98, Jan. 1990.
12. D. E. Atkins, "Design of the arithmetic units of ILLIAC III: Use of redundancy and higher radix methods," IEEE Trans. Comput., vol. C-19, no. 8, pp. 720-733, Aug. 1970.
13. H. T. Kung, "Why systolic architectures?," Computer, pp. 37-46, Jan. 1982.
14. E. E. Swartzlander Jr., Ed., Systolic Signal Processing Systems. New York: Marcel Dekker, 1987.
15. F. Lu, H. Samueh, J. Yuan, and C. Svensson, "A 700-MHz 24-b pipelined accumulator in 1.2 μm CMOS for application as a numerically controlled oscillator," IEEE J. Solid-State Circuits, vol. 28, no. 8, pp. 878-886, Aug. 1993.
16. C. Y. Kang and E. E. Swartzlander Jr., "An analysis of the CORDIC algorithm for direct digital frequency synthesis," in Proc. 2002 IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors (ASAP 2002), 2002, pp. 111-119.
17. L. Dadda and V. Piuri, "Pipelined adders," IEEE Trans. Comput., vol. 45, no. 3, pp. 348-356, Mar. 1996.
18. J. M. P. Langlois and D. Al-Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear interpolation," IEEE Trans. Circuits Syst. II, Analog Digital Signal Process., vol. 50, no. 9, pp. 567-578, Sep. 2003.
19. D. Betowski, D. Dwyer, and V. Beiu, "A novel segmented parabolic sine approximation for direct digital frequency synthesizers," in Proc. Int. Conf. Embedded Sys. and Appls. & Proc. Intl. Conf. VLSI (ESA/VLSI'04), 2004, pp. 523-529.
20. D. De Caro and A. G. M. Strollo, "High-performance direct digital frequency synthesizers using piecewise-polynomial approximation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 324-337, Feb. 2005.
21. M. Kosunen, J. Vankka, M. Waltari, L. Sumanen, K. Koli, and K. Halonen, "A CMOS quadrature baseband frequency synthesizer/modulator," in Anal. Integr. Circuits Signal Process., vol. 18, Jan. 1999, pp. 55-67.