A 400-MHz Processor for the Conversion of Rectangular to Polar Coordinates in 0.25-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 10, 2003, Pages 1771-1775

  Hwang, David D ^a   Fu, Dengwei ^a,b   Willson Jr , Alan N ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NVIDIA   (United States)

Author keywords

Application specific integrated circuits; Coordinate conversion; CORDIC; Digital communication; Synchronization

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; DIGITAL COMMUNICATION SYSTEMS; MULTIPLYING CIRCUITS; ROM; SYNCHRONIZATION;

COORDINATE CONVERSION;

MICROPROCESSOR CHIPS;

EID: 0141885983     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.817588     Document Type: Article

References (17)

1. D. Fu and A. N. Willson, Jr., "A high-speed processor for digital sine/cosine generation and angle rotation," in Conf. Record 32nd Asilomar Conf. Signals, Systems, and Computers, vol. 1, Nov. 1998, pp. 177-181.
2. D. Critchlow, "The design and simulation of a modulatable direct digital synthesizer with non-iterative coordinate transformation and noise shaping filter," M.S. thesis, University of California, San Diego, 1989.
3. Fairchild TMC2330A Datasheet, Oct. 2000.
4. Intersil ISL5216 Datasheet, 2002.
5. N. Boutin, "An arctangent type wideband PM/FM demodulator with improved performance," IEEE Trans. Consumer Electron., vol. CE-38, pp. 5-9, Feb. 1992.
6. M. P. Fitz and W. C. Lindsey, "Decision-directed burst-mode carrier synchronization techniques," IEEE Trans. Commun., vol. 40, pp. 1644-1653, Oct. 1992.
7. M. Andronico et al., "A new algorithm for fast synchronization in a burst mode PSK demodulator," in Proc. IEEE Int. Conf. Commun., vol. 3, June 1995, pp. 1641-1646.
8. Logic Devices L2330 Datasheet, Sept. 2001.
9. J. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, pp. 330-334, Sept. 1959.
10. A. Chen and S. Yang, "Reduced complexity CORDIC demodulator implementation for D-AMPS and digital IF-sampled receiver," in Proc. IEEE Globecom, vol. 3, Nov. 1998, pp. 1491-1496.
11. A. Madisetti, A.Y. Kwentus, and A.N. Willson, Jr., "A 100-MHz 16-b direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEEJ. Solid State Circuits, vol. 34, pp. 1034-1043, Aug. 1999.
12. H.M. Ahmed, "Efficient elementary function generation with multipliers," in Proc. 9th Symp. Computer Arithmetic, Sept. 1989, pp. 52-59.
13. D. Timmermann, H. Hahn, and B. Hosticka, "Modified CORDIC algorithm with reduced iterations," Electron. Lett., pp. 950-951, July 20, 1989.
14. S. Wang, V. Piuri, and E.E. Swartzlander, "Hybrid CORDIC algorithms," IEEE Trans. Comput., vol. 46, pp. 1202-1207, Nov. 1997.
15. D. Fu and A.N. Willson, Jr., "A high-speed processor for rectangular-to-polar conversion with applications in digital communications," in Proc. IEEE Globecom, vol. 4, Dec. 1999, pp. 2172-2176.
16. I. Koren, Computer Arithmetic Algorithms. Englewood Cliffs, NJ: Prentice-Hall, 1993.
17. D.D. Hwang,D. Fu, andA.N. Willson, Jr., "A 400-MHz processor for the efficient conversion of rectangular to polar coordinates for digital communications applications," in Proc. IEEE Symp. VLSI Circuits, June 2002, pp. 248-251.