Online CORDIC algorithm and VLSI architecture for implementing QR-array processors

IEEE Transactions on Signal Processing

Volumn 48, Issue 2, 2000, Pages 592-598

  Hamill, Robert ^a,b   Mc Canny, John V ^a   Walke, Richard L ^c  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

^b Integrated Silicon Systems Ltd   (United Kingdom)

^c DEFENCE SCIENCE AND TECHNOLOGY LABORATORY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CONVERGENCE OF NUMERICAL METHODS; INTEGRATED CIRCUIT LAYOUT; SYSTOLIC ARRAYS; VLSI CIRCUITS;

CONVERGENCE BOUNDS;

ADAPTIVE FILTERING;

EID: 0033882067     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.823992     Document Type: Article

References (19)

1. W. M. Gentleman and H. T. Kung, "Matrix triangularization by systolic arrays," in Proc. SPIE Real-Time Signal Processing IV, vol. 298, 1982, pp. 19-26.
2. J. G. McWhirter, "Recursive least square minimization using a systolic array," in Proc. SPIE, Real-Time Signal Processing VI, Aug. 1981, pp. 19-26.
3. T. J. Shepherd and J. G. McWhirter, "Systolic adaptive beamforming," in Radar Array Processing, S. Haykin, J. Litva, and T. J. Shepherd, Eds. Berlin, Heidelberg, Germany: Springer-Verlag, 1993, pp. 153-247.
4. C. M. Rader, "VLSI systolic arrays for adaptive nulling," IEEE Signal Processing Mag., vol. 13, no. 4, pp. 29-49, 1996.
5. J. E. Voider, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, pp. 330-334, 1959.
6. J. S. Walther, "A unified algorithm for elementary functions," in Proc. Spring Joint Comput. Conf., 1971, pp. 379-385.
7. A. J. Van der Veen and E. F. Deprettere, "Parallel VLSI matrix pencil algorithm for high resolution direction finding," IEEE Trans. Signal Processing, vol. 39, pp. 383-394, Feb. 1992.
8. J. Ma, E. F Deprettere, and K. Parhi, "Pipelined CORDIC based QRD-RLS adaptive filtering using matrix lookahead," in Proc. IEEE Intl. Workshop-SiPS, 1997, pp. 131-140.
9. S. K. Knowles, R. F. Woods, J. G. McWhirter, and J. V. McCanny, "Bit level systolic architectures for high performance IIR filtering," J. VLSI Signal Process., vol. 1, no. 1, pp. 1-16, 1989.
10. S. E. McQuillan and J. V. McCanny, "A systematic methodology for the design of high performance recursive digital filters," IEEE Trans. Comput., vol. 44, pp. 971-982, Aug. 1995.
11. M. D. Ercegovac and T. Lang, "On-line arithmetic: A design methodology and applications," VLSI Signal Process. Ill, pp. 252-263, 1988.
12. "Redundant and on-line CORDIC: Application to matrix triangularization," IEEE Trans. Comput., vol. 39, no. 6, pp. 725-740, June 1990.
13. H. X. Lin and H. J. Sips, "On-line CORDIC algorithms," IEEE Trans. Comput., vol. 39, pp. 1038-1052, 1990.
14. N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a constant scale factor for sine and cosine computation," IEEE Trans. Comput., vol. 40, pp. 989-995, Sept. 1991.
15. J. A. Lee and T. Lang, "Constant-factor redundant CORDIC for angle calculation and rotation, " IEEE Trans. Comput., vol.41, pp. 1016-1025, Aug. 1992.
16. N. D. Hemkumar and J. R. Cavallaro, "Redundant and on-line CORDIC for unitary transformations," IEEE Trans. Comput., vol. 43, pp. 941-954, Aug. 1994.
17. R. M. Owens, "Compound algorithms for digit on-line arithmetic," in Proc. 5th Symp. Comput. Arith., 1981, pp. 64-71.
18. R. Hamill, "VLSI algorithms and architectures for DSP arithmetic computations," Ph.D., Queen's Univ. Belfast, Belfast, U.K., 1995.
19. R. Hamill, J. V. McCanny, and R. Walke, "Constant scale factor on-line CORDIC algorithm in the circular coordinate system," in VLSI Signal Process. VIII, T. Nishitani and K. Pahri, Eds., 1995, pp. 562-571.