Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 35-46

  Jerger, Natalie D Enright ^a   Peh, Li Shiuan ^b   Lipasti, Mikko H ^a  

^a University of Wisconsin Madison   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE COHERENCE; COARSE-GRAINED; COHERENCE PROTOCOL; COMMERCIAL APPLICATIONS; COMPUTATION POWER; CORE SYSTEMS; EXECUTION TIME; GREEDY PROTOCOLS; HIGH BANDWIDTH COMMUNICATION; IN-NETWORK; MANY-CORE; MANY-CORE ARCHITECTURE; MULTICAST TREE; MULTICASTS; RUNTIME; SCALABLE COMMUNICATION; SERVER CONSOLIDATION; VIRTUAL TREE;

MULTICASTING; PROGRAM PROCESSORS;

TELECOMMUNICATION SYSTEMS;

EID: 66749163103     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771777     Document Type: Conference Paper

References (37)

1. P. Abad, V. Puente, and J. Gregorio, "Reducing the interconnection network cost of chip multiprocessors," in NOCS, 2008.
2. P. Abad, V. Puente, J. Gregorio, and P. Prieto, "Rotary router: an efficient architecture for cmp interconnection networks," in ISCA, 2007.
3. N. Aggarwal, J. Cantin, M. Lipasti, and J. E. Smith, "Power-Aware DRAM Speculation," in HPCA-12, 2008.
4. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in Proceedings of HPCA-9, 2003.
5. J. Balfour and W. Dally, "Design tradeoffs for tiled cmp on-chip networks," in International Conference on Supercomputing, 2006.
6. L. A. Barroso and M. Dubois, "The performance of cache-coherent ringbased multiprocessors," in ISCA-20, 1993.
7. E. Bilir, R. Dickson, Y. Hu, M. Plakal, D. Sorin, M. Hill, and D. Wood, "Multicast snooping: A new coherence method using a multicast address network," in Proc. of ISCA, May 1999.
8. H. Cain, K. Lepak, B. Schwarz, and M. H. Lipasti, "Precise and accurate processor simulation," in Workshop On Computer Architecture Evaluation using Commercial Workloads, 2002.
9. J. F. Cantin, M. H. Lipasti, and J. E. Smith, "Improving multiprocessor performance with coarse-grain coherence tracking," in ISCA-32, 2005.
10. J. F. Cantin, "Stealth prefetching," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
11. Y. Chang and L. N. Bhuyan, "An efficient tree cache coherence protocol for distributed shared memory multiprocessors," IEEE Transactions on Computers, vol. 48, no. 3, 1998.
12. W J. Dally, "Virtual-channel flow control," in ISCA, 1990.
13. N. Eisley, L.-S. Peh, and L. Shang, "In-network cache coherence," in International Symposium on Microarchitecture, 2006.
14. N. Enright Jerger, L.-S. Peh, and M. H. Lipasti, "Virtual circuit tree multicasting: A case for on-chip hardware multicast support," in Proceedings of ISCA-35, 2008.
15. N. Enright Jerger, D. Vanatrease, and M. Lipasti, "An evaluation of server consolidation workloads for multi-core designs," in IISWC, 2007.
16. K. Gharachorloo, M. Sharma, S. Steely, and S. V Doren, "Architecture and design of AlphaServer GS320," in Architectural Support for Programming Languages and Operating Systems, 2000.
17. J. Laudon and D. Lenoski, "The SGI Origin: a ccNUMA highly scalable server," in ISCA-24, 1997.
18. K. M. Lepak, H. W Cain, and M. H. Lipasti, "Redeeming IPC as a performance metric for multithreaded programs," in Proceeding of 12th PACT, 2003, pp. 232-243.
19. M. M. K. Martin, P. J. Harper, D. J. Sorin, M. D. Hill, and D. A. Wood, "Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors," in Proceedings of the 30th ISCA, June 2003.
20. M. M. K. Martin, M. D. Hill, and D. A. Wood, "Token coherence: Decoupling performance and correctness," in ISCA-30, 2003.
21. M. M. K. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood, "Bandwidth adaptive snooping," in HPCA-8, 2002.
22. M. R. Marty, Cache coherence techniques for multicore processors," in PhD Dissertation, University of Wisconsin - Madison, 2008.
23. M. R. Marty, J. D. Bingham, M. D. Hill, A. J. Hu, M. M. K. Martin, and D. A. Wood, "Improving multiple-cmp systems using token coherenece," in HPCA, February 2005.
24. M. R. Marty and M. D. Hill, "Coherence ordering for ring-based chip multiprocessors," in MICRO-39, December 2006.
25. M. R. Marty, "Virtual hierarchies to support server consolidation," in ISCA-34, 2007.
26. A. Moshovos, "Regionscout: Exploiting coarse grain sharing in snoop-based coherence." in ISCA-32, 2005.
27. S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, "The Alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, pp. 26-35, 2002.
28. H. Nilsson and P. Stenstrom, "The scalable tree protocol - a cache coherence approach for large-scale multiprocessors," in IPDPS, 1992.
29. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner, "Power5 system microarchitecture," IBM Journal of Research and Development, vol. 49, no. 4, 2005.
30. SPEC, "SPEC benchmarks," http://www.spec.org.
31. K. Strauss, X. Shen, and J. Torrellas, 'Flexible snooping: Adaptive forwarding and filtering of snoops in embedded ring multiprocessors," in International Symposium on Computer Architecture, 2006.
32. K. Strauss, "Uncorq: Unconstrained snoop request delivery in embedded-ring multiprocessors," in MICRO-40, 2007.
33. TPC, "TPC benchmarks," http://www.tpc.org.
34. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-tile 1.28 tflops network-on-chip in 65nm cmos," in IEEE International Solid State Circuit Conference, 2007.
35. D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. B. III, and A. Agarwal, "On-chip interconnection architecture of the tile processor," IEEE Micro, pp. 15-31, 2007.
36. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in ISCA-22, June 1995.
37. J. Zebchuk, E. Safi, and A. Moshovos, "A framework for coarse-grain optimizations in the on-chip memory hierarchy," in MICRO-40, 2007.