An efficient tree cache coherence protocol for distributed shared memory multiprocessors

IEEE Transactions on Computers

Volumn 48, Issue 3, 1999, Pages 352-360

  Chang, Yeimkuan ^a   Bhuyan, Laxmi N ^b  

^a CHUNG HUA UNIVERSITY   (Taiwan)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Cache coherence; Execution driven simulation; Large scale multiprocessors; Shared memory; Tree based directory protocols

Indexed keywords

BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; NETWORK PROTOCOLS; TREES (MATHEMATICS);

DISTRIBUTED SHARED MEMORY MULTIPROCESSORS; EXECUTION-DRIVEN SIMULATION; TREE CACHE COHERENCE PROTOCOLS;

MULTIPROCESSING SYSTEMS;

EID: 0033099692     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.755001     Document Type: Article

References (21)

1. M. Dubois, C. Scheurich, and F.A. Briggs, "Synchronization, Coherence, and Event Ordering in Multiprocessors," Computer, pp. 9-21, Feb. 1988.
2. D.J. Lilja, "Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons," ACM Computing Surveys, pp. 303-338, Sept. 1993.
3. IEEE Std 1596-1992: IEEE Standard for Scalable Coherent Interface. New York: IEEE, Aug. 1993.
4. M. Thapar, B. Delagi, and M.J. Flynn, "Linked List Cache Coherence for Scalable Shared Memory Multiprocessors," Proc. Int'l Parallel Processing Symp., pp. 34-43, Apr. 1993.
5. M. Thapar and B. Delagi, "Stanford Distributed Directory Protocol," Computer, vol. 23, no. 6, pp. 78-80, June 1990.
6. H. Nilsson and P. Stenstrom, "The Scalable Tree Protocol - A Cache Coherence Approach for Large-Scale Multiprocessors," Proc. Int'l Symp. Parallel and Distributed Processing, pp. 498-506, Dec. 1992.
7. R.E. Johnson, "Extending the Scalable Coherent Interface for Large-Scale Shared-Memory Multiprocessors," PhD thesis, Univ. of Wisconsin-Madison, 1993.
8. S. Kaxiras, "Kiloprocessor Extensions to SCI," Proc. Int'l Parallel Processing Symp., Apr. 1996.
9. A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An Evaluation of Directory Schemes for Cache Coherence," Proc. Int'l Symp. Computer Architecture, pp. 280-289, 1988.
10. D. Chaiken, J. Kubiatowicz, and A. Agarwal, "LimitLESS Directories: A Scalable Cache Coherence Scheme," ASPLOS-IV Proc., pp. 224-234, Apr. 1991.
11. D. Chaiken and A. Agarwal, "Software-Extended Coherent Shared Memory: Performance and Cost," Proc. Int'l Symp. Computer Architecture, pp. 314-324, Apr. 1994.
12. D.V. James, A.T. Laundrie, S. Gjessing, and G.S. Sohi, "Distributed Directory Scheme: Scalable Coherent Interface," Computer, vol. 23, no. 6, pp. 74-77, June 1990.
13. L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, pp. 1,112-1,118 Dec. 1978.
14. M. Hill et al., "Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors," ASPLOS-V Proc., pp. 262-273, Oct. 1992.
15. D. Wood et al., "Mechanisms for Cooperative Shared Memory," Proc. Int'l Symp. Computer Architecture, pp. 156-167, May 1993.
16. A. Gupta et al., "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," Proc. Int'l Conf. Parallel Processing, 1990.
17. W. Michael, "A Scalable Coherence System with a Dynamic Pointing Scheme," Proc. Supercomputing, pp. 358-367, 1992.
18. W.-D. Weber and A. Gupta, "Analysis of Cache Invalidation patterns in Multiprocesors," ASPLOS-III Proc., pp. 243-256, 1989.
19. E.A. Brewer, C.N. Dellarocas, A. Colbrook, and W.E. Weihl, "PROTEUS: A High-Performance Parallel Architecture Simulator," Technical Report MIT/ICS/TR516, MIT, 1991.
20. J.P. Singh, W.D. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared Memory," Technical Report CSL-TR-92-526, Stanford Univ., 1992.
21. D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennesy, "The DASH Prototype: Logic Overhead and Performance," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 1, pp. 41-60, Jan. 1993.