480-GMACS/mW resonant adiabatic mixed-signal processor array for charge-based pattern recognition

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 11, 2007, Pages 2573-2584

  Karakiewicz, Rafal ^a,b   Genov, Roman ^a   Cauwenberghs, Gert ^c  

^a UNIVERSITY OF TORONTO   (Canada)

^b Snowbush Microelectronics   (Canada)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Adiabatic low power techniques; Computational memory; Pattern recognition; resonant clock supply

Indexed keywords

ADIABATIC LOW-POWER TECHNIQUES; CAPACITIVE LOADS; CLOCK GENERATIONS; CLOCK GENERATORS; CMOS DRIVERS; COMPUTATIONAL MEMORY; DC SUPPLIES; FACE DETECTIONS; LC TANKS; LINE DRIVERS; LOAD DISTRIBUTIONS; MINIMUM ENERGIES; MIXED SIGNALS; PERIODIC PULSE SIGNALS; RESONANT CLOCK SUPPLY; TEMPLATE-BASED; VLSI ARRAYS; WIDE PULSE;

AUTOMOBILE DRIVERS; ENERGY EFFICIENCY; IMAGE ANALYSIS; IMAGE CLASSIFICATION; INTEGRATED CIRCUITS; MILITARY PHOTOGRAPHY; PATTERN RECOGNITION; REAL TIME SYSTEMS; SIGNAL PROCESSING; TEMPLATE MATCHING;

CLOCKS;

EID: 63649129744     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.907224     Document Type: Conference Paper

References (34)

1. R. McGowen et al., "Power and temperature control on a 90-nm Itanium family processor," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 229-237, Jan. 2006.
2. B. H. Calhoun and A. P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006.
3. B. H. Calhoun and A. Chandrakasan, "A 256 kb subthreshold SRAMin 65 nm CMOS," in IEEE ISSCC 2006 Dig. Tech. Papers, San Francisco, CA, Feb. 2006, pp. 628-629.
4. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid- State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.
5. J. T. Kao, M. Miyazaki, and A. P. Chandrakasan, "A 175-mV multiplyaccumulate unit using an adaptive supply voltage and body bias architecture," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1545-1554, Nov. 2002.
6. W. C. Athas, J. G. Koller, and L. J. Svensson, "An energy-efficient CMOS line driver using adiabatic switching," in Proc. 4th Great Lakes Symp. VLSI, Notre Dame, IN, Mar. 1994, pp. 196-199.
7. A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 311-315, Mar. 1995.
8. Y. Moon and D.-K. Jeong, "An efficient charge recovery logic circuit," IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 514-522, Apr. 1996.
9. V. Oklobdzija, D. Maksimovic, and F. Lin, "Pass-transistor adiabatic logic using single power-clock supply," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 842-846, Oct. 1997.
10. D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. Current, "Clocked CMOS adiabatic logic with integrated single-phase powersclock supply," IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., vol. 8, no. 4, pp. 460-463, Aug. 2000.
11. K. Suhwan and M. C. Papaefthymiou, "True single-phase adiabatic circuitry," IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., vol. 9, no. 1, pp. 52-63, Feb. 2001.
12. W. C. Athas, L. J. Svensson, and N. Tzartanis, "Aresonant signal driver for two-phase, almost-nonoverlapping clocks," in Proc. IEEE ISCAS, 1996, pp. 129-132.
13. W. C. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J.-S. Moon, L. J. Svensson, and M. Bolotski, "The design and implementation of a low-power clock-powered microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1561-1570, Nov. 2000.
14. S. C. Chan, K. L. Shepard, and P. J. Restle, "Distributed differential oscillators for global clock networks," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2083-2094, Sep. 2006.
15. E. Amirante, J. Fischer, M. Lang, A. Bargagli-Stoffi, J. Berthold, C. Heer, and D. Schmitt-Landsiedel, "An ultra low-power adiabatic adder embedded in a standard 0.13--m CMOS environment," in Proc. ESSCIRC 2003, Estoril, Portugal, Sep. 2003, pp. 599-602.
16. K. Suhwan, C. H. Ziesler, and M. C. Papaefthymiou, "A true singlephase 8-bit adiabatic multiplier," in Proc. IEEE Design Automation Conf., 2001, pp. 758-763.
17. H. Yamauchi, H. Akamatsu, and T. Fujita, "An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSIs," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 423-431, Apr. 1995.
18. M. Amer, M. Bolotski, P. Alvelda, and T. Knight, "A 160 - 120 pixel liquid-crystal-on-silicon microdisplay with an adiabatic DACM," in IEEE ISSCC Dig. Tech. Papers, Feb. 1999, pp. 212-213.
19. C. H. Bennett and R. Landauer, "The fundamental physical limits of computation," Sci. Amer., vol. 253, no. 1, pp. 48-56, Jul. 1985.
20. J. Lim, K. Kwon, and S.-I. Chae, "Reversible energy recovery logic circuit without nonadiabatic energy loss," Electron. Lett., vol. 34, no. 4, pp. 344-346, Feb. 1998.
21. R. Genov, G. Cauwenberghs, G. Mulliken, and F. Adil, "A 5.9mW 6.5GMACS CID/DRAM array processor," in Proc. ESSCIRC 2002, Sep. 2002, pp. 715-718.
22. R. Karakiewicz, R. Genov, A. Abbas, and G. Cauwenberghs, "175 GMACS/mW charge-mode adiabatic mixed-signal array processor," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, pp. 126-127.
23. A. Nakada, T. Shibata, M. Konda, T. Morimoto, and T. Ohmi, "A fully parallel vector-quantization processor for real-time motion-picture compression," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 822-830, Jun 1999.
24. A. Kramer, "Array-based analog computation," IEEE Micro, vol. 16, no. 5, pp. 40-49, May 1996.
25. T. Shibata, T. Nakai, N. M. Yu, Y. Yamashita, M. Konda, and T. Ohmi, "Advances in neuron-MOS applications," in IEEE ISSCC 1996 Dig. Tech. Papers, San Francisco, CA, Feb. 1996, pp. 304-305.
26. T.Yamasaki, T. Nakayama, and T. Shibata, "A low-power and compact CDMA matched filter based on switched-current technology," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 926-932, Apr. 2005.
27. R. Sarpeshkar, "Analog versus digital: Extrapolating from electronics to neurobiology," Neural Comput., vol. 10, no. 7, pp. 1601-1638, 1998.
28. C. Neugebauer and A. Yariv, "A parallel analog CCD/CMOS neural network IC," in Proc. IEEE Int. Joint Conf. Neural Networks (IJCNN'91), Seattle, WA, 1991, vol. 1, pp. 447-451.
29. V. Pedroni, A. Agranat, C. Neugebauer, and A. Yariv, "Pattern matching and parallel processing with CCD technology," in Proc. IEEE Int. Joint Conf. Neural Networks (IJCNN'92), Baltimore, MD, Jun. 1992, vol. 3, pp. 620-623.
30. D. Maksimovic and V. G. Oklobdzija, "Integrated power clock generators for low energy logic," in Proc. PESC'95-Power Electronics Specialist Conf., Atlanta, GA, 1995, vol. 1, pp. 61-67.
31. R. Karakiewicz, R. Genov, and G. Cauwenberghs, "1.1 TMACS/mW load-balanced resonant charge-recycling array processor," presented at the IEEE Custom Integrated Circuits Conf., San Jose, CA, Sep. 2007.
32. R. E. Suarez, P. R. Gray, and D. A. Hodges, "All-MOS charge-redistribution analog-to-digital conversion techniques - part II," IEEE J. Solid-State Circuits, vol. SC-10, no. 6, pp. 379-385, Dec. 1975.
33. R. Genov and G. Cauwenberghs, "Dynamic MOS sigmoid array folding analog-to-digital conversion," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 182-186, Jan. 2004.
34. K. Kotani and T. Ohmi, "Feedback charge-transfer comparator with zero static power," in IEEE ISSCC 1999 Dig. Tech. Papers, San Francisco, CA, Feb. 1999, pp. 328-329.