A Low-Power and Compact CDMA Matched Filter Based on Switched-Current Technology

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 4, 2005, Pages 926-932

  Yamasaki, Toshihiko ^a   Nakayama, Tomoyuki ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Code division multiple access (CDMA); Floating gate MOS; Matched filter; Neuron MOS; Switched current

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; DEMODULATION; ELECTRIC CURRENTS; LOGIC GATES; MICROPROCESSOR CHIPS; PHASE SHIFT KEYING; POWER SUPPLY CIRCUITS;

FLOATING GATE MOS; MATCHED FILTERS; NEURON MOS; SWITCHED CURRENT;

CODE DIVISION MULTIPLE ACCESS;

EID: 18744407063     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.845561     Document Type: Conference Paper

References (20)

1. K. C. Liu, W. C. Lin, and C. K. Wang, "A pipelined digital differential matched-filter FPGA implementation and VLSI design," in Proc. IEEE Custom Integrated Circuits Conf, May 1996, pp. 75-78.
2. T. Yalcin and N. Ismailoglu, "Low-power design of a 64-tap 4-bit digital matched filter using systolic array architecture and CVSL circuit techniques in CMOS," in Proc. 32nd Asilomar Conf. Signals, Systems and Computing, vol. 2, Nov. 1998, pp. 1066-1069.
3. J. Wu, M. Liou, H. Ma, and T. Chiueh, "A 2.6 V, 44-MHz all digital QPSK direct-sequence spread spectrum transceiver IC," IEEE J. Solid-State Circuits, vol. 32, no. 10, pp. 1499-1510, Oct. 1997.
4. M. Liou and T. Chiueh, "A low-power digital matched filter for direct-sequence spread-spectrum signal acquisition," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 933-943, Jun. 2001.
5. T. Yamada, S. Goto, N. Takayakma, Y. Matsushita, Y. Ha-rada, and H. Yasuura, "Low-power architecture of a digital matched filter for direct-sequence spread-spectrum systems," IEICE Trans. Electron., vol. E86-C, no. 1, pp. 79-88, Jan. 2003.
6. E. Nishimori, C. Kimura, A. Nakagawa, and K. Tsubouchi, "CCD matched filter in spread spectrum communication," in Proc. IEEE Int. Symp. Personal, Indoor and Mobile Radio Communications, vol. 1, Sep. 1998, pp. 396-400.
7. K. Tsubouchi, T. Tomioka, T. Sato, C. Endo, and N. Mikoshiba, "An asynchronous spread spectrum wireless-modem using a SAW convolver," in Proc. IEEE Ultrasonics Symp., vol. 1, 1998, pp. 459-463.
8. H. Nakase, T. Kasai, Y. Nakamura, K. Masu, and K. Tsubouchi, "One chip demodulator using RF front-end SAW correlator for 2.4 GHz asynchronous spread spectrum modem," in 5th IEEE Symp. Personal, Indoor and Mobile Radio Communications, 1994, pp. 374-378.
9. T. Shibano, K. lizuka, M. Miyamoto, M. Osaka, R. Miyama, and A. Kito, "Matched filter for DS-CDMA of up to 50Mchip/s based on sampled analog signal processing," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 100-101.
10. D. Senderowicz, S. Azuma, H. Matsui, K. Hara, S. Kawama, Y. Ohta, M. Miyamoto, and K. lizuka, "A 23-mW 256-tap 8 Msample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 354-355, Feb. 2000.
11. M. Sakai, T. Sakai, and T. Matsumoto, "A low power matched filter for DS-CDMA based on analog signal processing," IEICE Trans. Fundamentals, vol. E86-A, no. 4, pp. 752-757, Apr. 2003.
12. A. Okada and T. Shibata, "Neuron-MOS parallel associator for high-speed CDMA matched filter," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, 1999, pp. II-392-II-395.
13. T. Yamasaki, T. Taguchi, and T. Shibata, "Low-power CDMA analog matched filters based on floating-gate technology," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Arizona, May 2002, pp. V-625-V-628.
14. T. Yamasaki, T. Fukuda, and T. Shibata, "A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique," in Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 267-270.
15. T. Nakayama, T. Yamasaki, and T. Shibata, "Quasiparallel multipath detection architecture using floating-gate-MOS-based CDMA matched filters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Vancouver, BC, Canada, May 2004, pp. I-425-I-428.
16. K. Togura, H. Nakase, K. Kubota, K. Masu, and K. Tsubouchi, "Low power current-cut switched-current matched filter for CDMA," IEICE Trans. Electron., vol. E84-C, no. 2, pp. 212-219, Feb. 2001.
17. T. Shitaba and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1444-1455, Jun. 1992.
18. M. Hamada, T. Terazawa, T. Higashi, S. Kitabayashi, S. Mita, Y. Watanabe, M. Ashino, H. Hara, and T. Kuroda, "Flip-flop selection technique for power-delay tradeoff," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 270-271, Feb. 1999.
19. P. Ling, "Coherent detection with reference-symbol based estimation for direct sequence CDMA uplink communications," in Proc. Vehicular Technology Conf., May 1993, pp. 400-403.
20. T. Nakayama, T. Yamasaki, and T. Shibata, "A low-power switched-current CDMA matched filter employing MOS-linear matching cell and output A/D converter," presented at the IEEE Int. Symp. Circuits and Systems (ISCAS), Kobe, Japan, May 2005.