Design and implementation of a low-power clock-powered microprocessor

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 11, 2000, Pages 1561-1570

  Athas, William ^a,b,j,k,l,m   Tzartzanis, Nestoras ^c   Mao, Weihua ^d   Peterson, Lena ^e   Lal, Rajat ^f   Chong, Kisup ^g   Moon, Joong Seok ^a   Svensson, Lars ^h   Bolotski, Michael ⁱ  

^a HOUSE EAR INSTITUTE   (United States)

^b APPLE INC   (United States)

^c FUJITSU LABORATORIES OF AMERICA   (United States)

^d SYNOPSYS INC   (United States)

^e CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^f MultiLink Corporation   (United States)

^g Integrated Telecom Express   (United States)

^h SwitchCore AB   (Sweden)

ⁱ MicroDisplay Corporation   (United States)

^j CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^k UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^l NORTHROP GRUMMAN CORPORATION   (United States)

^m UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN;

CAPACITIVE LOADS; CLOCK POWERED LOGIC; CLOCK POWERED MICROPROCESSOR;

MICROPROCESSOR CHIPS;

EID: 0034316283     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.881200     Document Type: Article

References (22)

1. W. Athas, "Energy-recovery CMOS," in Low-Power Design Methodologies, J. Rabaey and M. Pedram, Eds. Boston, MA: Kluwer, 1996, pp. 65-100.
2. W. Athas, J. Koller, and L. Svensson, "An energy-efficient CMOS line driver using adiabatic switching," in Proc. 4th Great Lakes Symp. VLSI Design, Mar. 1994, pp. 159-164.
3. W. Athas, L. Svensson, J. Koller, N. Tzartzanis, and E. Chou, "Low-power digital systems based on adiabatic-switching principles," in IEEE Trans. VLSI Systems, Dec. 1994, pp. 398-407.
4. W. Athas, L. Svensson, and N. Tzartzanis, "A resonant signal driver for two-phase, almost-nonoverlapping clocks," in Proc. 1996 Int. Symp. Circuits and Systems, Atlanta, GA, May 1996, pp. 129-132.
5. W. Athas, N. Tzartzanis, W. Mao, R. Lal, K. Chong, L. Peterson, and M. Bolotski, "Clock-powered CMOS VLSI graphics processor for embedded display controller application," in Int. Solid-State Circuits Conf., Feb. 2000, pp. 296-297.
6. W. Athas, N. Tzartzanis, L. Svensson, and L. Peterson, "A low-power microprocessor based on resonant energy," IEEE J. Solid-State Circuits, pp. 1693-1701, Nov. 1997.
7. Epoch User's Manual, Cascade Design Automation Corp., Bellevue, WA, 1997.
8. L. Glasser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
9. HSPICE User's Manual: Simulation and Analysis Volume I, MetaSoftware, Inc., Feb. 1996. Version 96.1 for HSPICE Release 96.1.
10. C. Huang, B. Zhang, A.-C. Deng, and B. Swirski, "The design and implementation of PowerMill," in Proc. 1995 Int. Symp. Low Power Design, Dana Point, CA, Apr. 1995, pp. 105-109.
11. S. Kim and M. Papaefthymiou, "Single-phase source-coupled adiabatic logic," in Proc. 1999 Int. Symp. Low Power Electronics and Design, Aug. 1999, pp. 97-99.
12. M. Hall et al., "Mapping irregular applications to DIVA, a PIM-based data-intensive architecture," in Proc. SC'99, Nov. 1999.
13. D. Maksimovic and V. Oklobdzija, "Clocked CMOS adiabatic logic with single ac power supply," in 21st Eur. Solid-State Circuits Conf., ESS-CIRC'95, Lille, France, Sept. 1995, pp. 370-373.
14. J. Montanaro et al., "A 160-MHz 32-b 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
15. PowerMill Reference Guide, Release 5.3, Synopsys, Inc., Mountain View, CA, 1999.
16. C. Seitz et al., "Hot-clock NMOS," in Proc. 1985 Chapel Hill Conf. VLSI, 1985, pp. 1-17.
17. L. Svensson, W. Athas, and R. S.-C. Wen, "A sub-CV2 pad driver with 10 ns transition time," in Proc. Int. Symp. Low-Power Electronics and Design, Monterey, CA, Aug. 12-14, 1996.
18. N. Tzartzanis, "Energy-recovery techniques for CMOS microprocessor design," Ph.D. dissertation, Univ. Southern Calif., Los Angeles, CA, Aug. 1998.
19. C. Vieri, "Reversible computer engineering and architecture," Ph.D. dissertation, M.I.T., Cambridge, MA, May 1999.
20. S. Younis and T. Knight, "Practical implementation of charge recovery asymptotically zero power CMOS," in Proc. 1993 Symp. Integrated Systems, 1993, pp. 234-250.
21. S. Younis, "Asymptotically zero energy computing using split-level charge recovery logic," Ph.D. dissertation, M.I.T., Cambridge, MA, 1994.
22. H. Zhang and J. Rabaey, "Low-swing interconnect interface circuits," in Proc. 1996 Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1998, pp. 161-166.