A 5.9mw 6.5gmacs cid/dram array processor

European Solid-State Circuits Conference

Volumn , Issue , 2002, Pages 715-718

  Genov, Roman ^a   Cauwenberghs, Gert ^a   Mulliken, Grant ^a   Adil, Farhan ^a  

^a Johns Hopkins University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG ARRAYS; BINARY MULTIPLICATION; DELTA-SIGMA; DIGITAL INPUTS; DYNAMIC STORAGE; FINE GRAINS; OVERSAMPLED; VECTOR-MATRIX MULTIPLICATIONS;

PARALLEL ARCHITECTURES; PATTERN RECOGNITION;

ANALOG TO DIGITAL CONVERSION;

EID: 84893737339     PISSN: 19308833     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Papageorgiou, C.P, Oren, M. And Poggio, T., "A General Framework for Object Detection, " in Proceedings of International Conference on Computer Vision, 1998.
2. A. Kramer, "Array-based analog computation, " IEEE Micro, vol. 16 (5), pp. 40-49, 1996.
3. C. Neugebauer and A. Yariv, "A Parallel Analog CCD/CMOS Neural Network IC, " Proc. IEEE Int. Joint Conference on Neural Networks (IJCNN'91), Seattle, WA, vol. 1, pp 447-451, 1991.
4. V. Pedroni, A. Agranat, C. Neugebauer, A. Yariv, "Pattern matching and parallel processing with CCD technology, " Proc. IEEE Int. Joint Conference on Neural Networks (IJCNN'92), vol. 3, pp 620-623, 1992.
5. R. Genov, G. Cauwenberghs "Charge-Mode Parallel Architecture for Matrix-Vector Multiplication, " IEEE T. Circuits and Systems II, vol. 48 (10), 2001.
6. M. Howes, D. Morgan, Eds., Charge-Coupled Devices and Systems, John Wiley andSons, 1979.
7. O.J.A.P. Nys and E. Dijkstra, "On Configurable Oversampled A/D Converters, " IEEE J. Solid-State Circuits, vol. 28 (7), pp 736-742, 1993.
8. R. Harjani and T.A. Lee, "FRC: A Method for Extending the Resolution of Nyquist Rate Converters Using Oversampling, " IEEE T. Circuits and Systems II, vol. 45 (4), pp 482-494, 1998.