A high-speed inductive-coupling link with burst transmission

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 3, 2009, Pages 947-955

  Miura, Noriyuki ^a   Kohama, Yoshinori ^a   Sugimori, Yasfumi ^a   Ishikuro, Hiroki ^a   Sakurai, Takayasu ^b   Kuroda, Tadahiro ^a  

^a KEIO UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

Burst transmission; Data link; High speed; Inductive coupling; Three dimensional

Indexed keywords

SPEED; THREE DIMENSIONAL;

90NM CMOS; BIT ERRORS; BURST TRANSMISSION; COMMUNICATION DISTANCES; COUPLING LINKS; DATA LINK; DATA RATES; HIGH SPEED; INDUCTIVE COUPLING; LAYOUT AREAS; MULTI BITS;

BIT ERROR RATE;

EID: 61449093979     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2012365     Document Type: Article

References (26)

1. G. Moore et al., "No exponential is forever: But "Forever" can be delayed," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 20-23.
2. T. Ezaki et al., "A 160 Gb/s interface design configuration for multichip LSI," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 140-141.
3. K. Kumagai et al., "System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV," in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 430-431.
4. J. Burns et al., "Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 268-269.
5. V. Suntharalingam et al., "Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 356-357.
6. Q. Gu et al., "Two 10 Gb/s/pin low-power interconnect methods for 3D ICs," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 448-449.
7. L. Luo et al., "A 36 Gb/s ACCI multi-channel bus using a fully differential pulse receiver," in Proc. CICC, Sep. 2006. pp. 773-776.
8. S. Mick et al., "4 Gbps high-density AC coupled interconnection," in Proc. CICC, May 2002, pp. 133-140.
9. L. Luo et al., "3 Gb/s AC-coupled chip-to-chip communication using a low-swing pulse receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 522-523.
10. A. Fazzi et al., "3D capacitive interconnections with mono-and bi-directional capabilities," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 356-357.
11. 2 proximity communication," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 368-369.
12. A. Fazzi et al., "A 0.14 mW/Gbps high-density capacitive interface for 3D system integration," in Proc. CICC, Sep. 2005, pp. 101-104.
13. R. Drost et al., "Electronic alignment for proximity communication," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 144-145.
14. K. Kanda et al., "A 1.27 Gb/s/ch 3 mW/pin Wireless Superconnect (WSC) interface scheme," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 186-187.
15. S. Kuhn et al., "Vertical signal transmission in three-dimensional integrated circuits by capacitive coupling," in Proc. ISCAS, Apr. 1995, pp. 37-40.
16. N. Miura et al., "A 0.14 pJ/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 358-359.
17. N. Miura et al., "A 1 Tb/s 3 W inductive-coupling transceiver for interchip clock and data link," in IEEE ISSCC Dig. Tech. Papers, Feb. 2006, pp. 424-425.
18. N. Miura et al., "A 195 Gb/s 1.2 W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 264-265.
19. N. Miura et al., "An 11 Gb/s inductive-coupling link with burst transmission," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 298-299.
20. D. Mizoguchi et al., "A 1.2 Gb/s/pin wireless superconnect based on Inductive Inter-chip Signaling (IIS)," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 142-143.
21. Y. Sugimori et al., "A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 244-24'5.
22. K. Niitsu et al., "Misalignment tolerance in inductive-coupling inter-chip link for 3D system integration," in Proc. SSDM, Extended Ab-stracts, Sep. 2008, pp. 86-87.
23. K. Kanda et al., "40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 152-153.
24. M. Ito et al, "A 390 MHz single-chip application and dual-mode base-band processor in 90 nm tripple-Vt CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 274-275.
25. A. Tanabe et al., "A 10 Gb/s demultiplexer IC in 0.18μm CMOS using current mode logic with tolerance to the threshold voltage fluctuation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 62-63.
26. N. Miura et al., "Crosstalk countermeasures for high-density inductive-coupling channel array," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 410-421, Feb. 2007.