Low Voltage, low power, inverter-based switched-capacitor delta-sigma modulator

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 2, 2009, Pages 458-472

  Chae, Youngcheol ^a   Han, Gunhee ^a  

^a Yonsei University   (South Korea)

Author keywords

Delta sigma modulator; Inverter based switched capacitor circuit; Operational transconductance amplifier; Scaled CMOS technology; Switched capacitor circuit

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDPASS AMPLIFIERS; BANDWIDTH; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; DIELECTRIC DEVICES; DIGITAL CAMERAS; DIGITAL IMAGE STORAGE; FEEDBACK AMPLIFIERS; IMAGE SENSORS; MODULATION; SENSORS; TELECOMMUNICATION SYSTEMS; TRANSCONDUCTANCE;

DELTA-SIGMA MODULATOR; INVERTER-BASED SWITCHED-CAPACITOR CIRCUIT; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER; SCALED CMOS TECHNOLOGY; SWITCHED-CAPACITOR CIRCUIT;

MODULATORS;

EID: 59349095007     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2010973     Document Type: Article

References (50)

1. L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
2. J. Goes, B. Vaz, R. Monteiro, and N. Paulino, "A 0.9-V AE modulator with 80 dB SNDR and 83 dB DR using a single-phase technique," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 74-75.
3. P. Y. Wu, V. S. -L. Cheung, and H. C. Luong, "A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture," IEEE J. Solid-State. Ciicuits, vol. 42, no. 4, pp. 730-738, Apr. 2007.
4. K.-P. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25 kHz CT AE modulator with return-to-open. DAC," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 72-73.
5. B. Murmann and B. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
6. E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State. Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
7. S.S. Rajput and S.S. Jamuar, "Low voltage analog circuit design techniques," IEEE Circuits Syst. Mag., vol. 2, no. 1, pp. 24-42, May 2002.
8. J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator-based switched-capacitor circuits dor scaled CMOS technologies," IEEE J. Solid-State Circuits, vol. 4.1, no. 12, pp. 2658-2668, Dec. 2006.
9. H. Yang and R. Sarpeshkar, "A time-based energy-efficient analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1590-1601, Aug. 2005.
10. S. Paul, H.-S. Lee, J. Goodrich, T. Alailima, and D. Santiago, "A Nyquist-rate pipelined oversampling A/D converter," IEEE J. Solid-State. Circuits, vol. 34, no. 12, pp. 1777-1787, Dec. 1999.
11. B. J. Hosticka, "Dynamic CMOS amplifiers," IEEE J. Solid-State Circuits, vol. 14, pp. 1111-1114, Dec. 1979.
12. F. Krummenacher, "Micropower switched capacitor biquadratic cell," IEEE J. Solid-State Circuits, vol. 17, pp. 507-512, June 1982.
13. B. Nauta, "A CMOS transconductance-C filter technique for very high, frequencies," IEEE J. Solid-State Circuits, vol. 27, pp. 142-153, Feb. 1992.
14. M. Kwon, Y. Chae, and G. Han, "Sub-μ W switched-capacitor circuits using class-C inverter," IEICE Trans. Fundamentals, vol. E88-A, no. 5, pp. 1313-1319, May 2005.
15. R. H. M. van Veldhoven, R. Rutten, and L. J. Breems, "An inverterbased hybrid ΣΔ modulator," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 492-493.
16. Y. Chae and G. Han, "A low power sigma-delta modulator using class-C inverter," in Symp. VLSI Circuits Dig., Jun. 2007, pp. 240-241.
17. Y. Chae, I. Lee, and G. Han, "A 0.7-V 36-μW 85 dB-DR audio ΣΔ modulator using class-C inverter," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 490-491.
18. L. Wu, M. Keskin, U. Moon, and G. Temes, "Efficient common-mode feedback circuits for pseudo-differential switched-capacitor stages," in Proc. IEEE Int. Symp. Circuits and Systems, May 2000, vol. V, pp. 445-448.
19. D. Miyazaki, S. Kawahito, and M. Furata, "A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture," IEEE J. Solid-State Circuits, vol. 38, pp. 369-373, Feb. 2003.
20. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Englewood Cliffs, NJ: Prentice-Hall, 2002.
21. S. Tedja, J. Van der Spiegel, and H. H. Williams, "Analytical and experimental studies of thermal noise in MOSFETs," IEEE Trans. Election Devices, vol. 41, pp. 2069-2075, Nov. 1994.
22. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," in Proc. IEEE, Nov. 1996, vol. 84, pp. 584-1614.
23. K. Martin and A. S. Sedra, "Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug. 1981.
24. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
25. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1996.
26. V. Peluso, M. S. J. Steyaert, and W. Sansen, "A 1.5-V 100-μW ΔΣ modulator with 12-b dynamic range using the switched-opamp technique," IEEE J. Solid-State Circuits, vol. 32, pp. 943-951, Jul. 1997.
27. L. S. Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D. H. Rivas, and H. Naas, "A very low-power CMOS mixed-signal IC for implantable pacemaker applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2446-2456, Dec. 2004.
28. V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, "A 900-mW low-power ΔΣ A/D converter with 77-dB dynamic range." IEEE J. Solid-State Circuits, vol. 33. pp. 1887-1897, Dec. 1998.
29. T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
30. S. Yoshihara et al., "A 1/1.8-inch 6.4 Mpixel 60 frames/s CMOS image sensor with, seamless mode change," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2998-3006, Dec. 2006.
31. P. Lee, R. Gee, M. Guidash, T. Lee, and E. R. Fossum, "An active pixel sensor fabricated using CMOS/CCD process technology," in IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, 20-22, 1995.
32. K. Nam, S.-M. Lee, D. K. Su, and B. Wooley, "A low-voltage lowpower sigma-delta modulator for broadband analog-to-digital conversion," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1855-1864, Sept. 2005.
33. L. Yao, M. Steyaert, and W. Sansen, Low-Power Low-Voltage SigmaDelta Modulators in Nanometer CMOS. Amsterdam, Netherlands: Springer, 2006.
34. D. Sentaowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavale, "Low-voltage double-sampled ΣΔ converters," IEEE J. Solid-State Circuits, vol. 32, pp. 1907-1919, Dec. 1997.
35. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio ΣΔ modulator in 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 783-796, June 1997.
36. K. Y. Leung, E. J. Swanson, K. Leung, and S. S. Zhu, "A 5-V, 118-dB delta-sigma analog to digital converter for wideband digital audio," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 218-219.
37. E. J. van der Zwan, "A 2.3-mW CMOS ΣΔ modulator for audio applications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 220-221.
38. A. L. Coban and P. E. Allen, "A 1.5 V 1.0 mW audio ΔΣ modulator with 98 dB dynamic range," in IEEE Int. Solid-State. Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 50-51.
39. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio A E modulator with 88-dB dynamic range using local switch boothstrapping," IEEE J. Solid-State Circuits, vol. 36, pp. 349-355, Mar. 2001.
40. M. Keskin, U. Moon, and G. C. Temes, "A 1-V 10-MHz clock-rate 13-bit CMOS ΔΣ modulator using unity-gain-reset opamps," IEEE J. Solid-State Circuits, vol. 38, pp. 817-824, July 2002.
41. J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes, "A 0.7-V MOSFET-only switched-opamp ΔΣ modulator in standard digital CMOS technology," IEEE J. Solid-State. Circuits, vol. 37, pp. 1662-1669, Dec. 2002.
42. F. Gerfers, M. Ortmannz, and Y. Manoli, "A 1.5-V 12-bit power efficient continuous-time third-order ΔΣ modulator," IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1343-1352, Aug. 2003.
43. V. S. L. Cheung and H. C. Luong, "A 0.9-V 0.5-μW CMOS single switched op-amp signal-conditioning system for pacemaker applications," in IEEE Int. Solid-State Circuits Conf.. Dig. Tech. Papers, Feb. 2003, pp. 408-503.
44. 2," IEEE J. Solid-State Circuits, vol. 38, pp. 2061-2068, Dec. 2003.
45. A. Gerosa, A. Maniero, and A. Neviani, "A fully integrated two-channel A/D interface for the acquisition of cardiac signals in implantable pacemakers," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1083-1093, July 2004.
46. K. Nguyen, R. Adams, K. Sweetland, and H. Chen, "A106-dB SNR hybrid oversampling analog-to-digital converter for digital audio," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2408-2415, Dec. 2005.
47. G.-C. Ahn, D.-Y. Chang, M. E. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. C. Temes, and U.-K. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398-2407, Dec. 2005.
48. S. Kim, J.-Y. Lee, S.-J. Song, N. Cho, and H.-J. Yoo, "An energy efficient analog front-end circuit for a sub-1-V digital hearing aid chip," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 1081-1091, Apr. 2006.
49. M. G. Kim, G.-C. Ahn, P. K. Hanumolu, S.-H. Lee, S.-H. Kim, S.-B. You, J.-W. Kim, G. C. Temes, and U.-K. Moon, "A 0.9-V 92-dB double-sampled switched-RC delta-sigma audio ADC," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1195-1206, May 2008.
50. J. Roh, S. Byun, Y. Choi, H. Roh, Y.-G. Kim, and J.-K. Kee, "A 0.9-V 60-μW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008.