An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 4, 2006, Pages 876-882

  Kim, Sunyoung ^a,b   Lee, Jae Youl ^a,c   Song, Seong Jun ^a,b   Cho, Namjun ^a,b   Yoo, Hoi Jun ^a,b,d  

^a Korea Advanced Institute of Science and Technology ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^c SAMSUNG Electronics   (South Korea)

^d Ministry of Information and Communication (MIC)   (South Korea)

Author keywords

Adaptive SNR technique; Analog front end; Combined gain control technique; Digital hearing aid

Indexed keywords

AMPLIFICATION; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; INTEGRATED CIRCUITS; OPTIMIZATION; SIGNAL TO NOISE RATIO;

ADAPTIVE-SNR TECHNIQUE; ANALOG FRONT-END; COMBINED-GAIN-CONTROL TECHNIQUE; DIGITAL HEARING AID;

CIRCUIT THEORY;

EID: 33645673620     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.870798     Document Type: Conference Paper

References (22)

1. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 900-mV low-power ΣΔ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
2. L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
3. J. Agnew, "Digital signal processing in hearing aids," J. Acoust. Soc. Amer., vol. 105, no. 2, p. 1210, Feb. 1999.
4. D. Wayne, M. Rives, T. Huynh, D. Preves, and J. Newton, "A singlechip hearing aid with one volt switched-capacitor filters," in Proc. IEEE Custom Integrated Circuits Conf., May 1992, pp. 7.5.1-7.5.4.
5. H. Neuteboom, M. A. E. Janssens, J. R. G. M. Leenen, B. M. J. Kup, E. C. Dijkmans, B. de Koning, V. A. J. Frowijn, R. D. N. De Bleecker, E. J. van der Zwan, S. M. M. Note, Z.-L. Wu, and M. S. R. Masschelein, "A single battery, 0.9 V-operated digital sound processing IC including AD/DA and IR receiver with 2 mW power consumption," in IEEE Int. Solid-State. Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 98-99.
6. F. Serra-Graells, L. Gomez, and J. L. Huertas, "A true 1-V 300-μW CMOS-subthreshold log-domain hearing-aid-on-chip," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1271-1281, Aug. 2004.
7. DUET DIGITAL, Advanced DSP System with FRONTWAVE 2003 [Online]. Available: http://www.gennum.com
8. H. Neuteboom, B. M. J. Kup, and M. Hanssens, "A DSP-based hearing instrument IC," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1790-1806, Nov. 1997.
9. D. G. Gata, W. Sjursen, J. R. Hochschild, J. W. Fattaruso, L. Fang, G. R. Iannelli, Z. Jiang, C. M. Branch, J. A. Holmes, M. L. Skorcz, E. M. Petilli, S. Chen, G. Wakeman, D. A. Preves, and W. A. Severin, "A 1.1-V 270-μA mixed-signal hearing aid chip," IEEE J. Solid-State. Circuits, vol. 37, no. 12, pp. 1670-1678, Dec. 2002.
10. W. A. Serdijn, A. C. van der Woerd, J. Davidse, and A. H. M. van Roermund, "A low-voltage low-power fully-integratable automatic gain control for hearing instruments," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 943-946, Aug. 1994.
11. C. W. Mangelsdorf, "A variable gain CMOS amplifier with exponential gain control," in Symp. VLSI Circuits Dig., Jun. 2000, pp. 146-149.
12. J. Hauptmann, F. Dielacher, R. Steiner, C. C. Enz, and F. Krammenacher, "A low-noise amplifier with automatic gain control and anticlipping control in CMOS technology," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 974-981, Jul. 1992.
13. D. Moulton, About the loudness of sounds and the risk of hearing damage, 1993. [Online], Available: http://www.moultonlabs.com
14. M. Samet, M. Masmoudi, and J. Mouine, "A new single chip automatic gain control for hearing aids," in Proc. IEEE Canadian Conf. Electr. Comput. Eng., May 1998, vol. 2, pp. 758-761.
15. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits. New York: Wiley, 1986, ch. 5.
16. Y. Geerts and M. Steyaert, Design of Multi-Bit Delta-Sigma A/D Converters. Norwell, MA: Kluwer, 2002, ch. 2.
17. Y. Tsividis, N. Krishnapura, Y. Palaskas, and L. Toth, "Internally varying analog circuits minimize power dissipation," IEEE Circuits Devices Mag., vol. 19, no. 1, pp. 63-72, Jan. 2003.
18. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, ch. 10.
19. S.-E. Kim, S.-J. Song, J. K. Kim, S. Kim, J.-Y. Lee, and H.-J. Yoo, "A small ripple regulated charge pump with automatic pumping control schemes," in Proc. Eur. Solid State Circuits Conf., Sep. 2004, pp. 383-386.
20. J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes, "A 0.7-V MOSFET-only switched-opamp ΣΔ modulator in standard digital CMOS technology," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1662-1669, Dec. 2002.
21. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
22. S. Kim and H.-J. Yoo, Adaptive Sigma-Delta modulator. Patent pending.