-
1
-
-
0025694023
-
A 1.4 V switched capacitor filter
-
T. Adachi, A. B. A. Ishinawa, and K. Takasuka, "A 1.4 V switched capacitor filter," in Proc. IEEE Custom Integrated Circuits Conf., 1990, pp. 821-824.
-
(1990)
Proc. IEEE Custom Integrated Circuits Conf
, pp. 821-824
-
-
Adachi, T.1
Ishinawa, A.B.A.2
Takasuka, K.3
-
2
-
-
0026138627
-
An experimental 1.5-V 64-Mb DRAM
-
Apr
-
Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda, and K. Itoh, "An experimental 1.5-V 64-Mb DRAM," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 465-472, Apr. 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, Issue.4
, pp. 465-472
-
-
Nakagome, Y.1
Tanaka, H.2
Takeuchi, K.3
Kume, E.4
Watanabe, Y.5
Kaga, T.6
Kawamoto, Y.7
Murai, F.8
Izawa, R.9
Hisamoto, D.10
Kisu, T.11
Nishida, T.12
Takeda, E.13
Itoh, K.14
-
3
-
-
0032664038
-
A 1.5-V 10-bit 14.3 MS/s CMOS pipeline ADC
-
May
-
A. Abo and P. Gray, "A 1.5-V 10-bit 14.3 MS/s CMOS pipeline ADC," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, Issue.5
, pp. 599-606
-
-
Abo, A.1
Gray, P.2
-
4
-
-
0028483735
-
Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages
-
Aug
-
J. Crois and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 936-942, Aug. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, Issue.8
, pp. 936-942
-
-
Crois, J.1
Steyaert, M.2
-
5
-
-
0036641068
-
A 1-V 10-MHz clock-rate 13-bit CMOS ΔΣ modulator using unity-gain-reset op amps
-
Jul
-
M. Keskin, U. Moon, and G. C Temes, "A 1-V 10-MHz clock-rate 13-bit CMOS ΔΣ modulator using unity-gain-reset op amps," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 817-824, Jul, 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.7
, pp. 817-824
-
-
Keskin, M.1
Moon, U.2
Temes, G.C.3
-
6
-
-
0041695216
-
A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique
-
Aug
-
D. Chang and U. Moon, "A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1401-1404, Aug. 2003.
-
(2003)
IEEE J. Solid-State Circuits
, vol.37
, Issue.8
, pp. 1401-1404
-
-
Chang, D.1
Moon, U.2
-
7
-
-
29044444622
-
A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators
-
Dec
-
G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. C. Temes, and U. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398-2407, Dec. 2005.
-
(2005)
IEEE J. Solid-State Circuits
, vol.40
, Issue.12
, pp. 2398-2407
-
-
Ahn, G.1
Chang, D.2
Brown, M.3
Ozaki, N.4
Youra, H.5
Yamamura, K.6
Hamashita, K.7
Takasuka, K.8
Temes, G.C.9
Moon, U.10
-
8
-
-
39749133669
-
A 0.9 V 92 dB double-sampled switched-RC delta sigma audio ADC
-
M. Kim, G. Ahn, P. Hanumolu, S. Lee, S. Kim, S. You, J. Kim, G. Temes, and U. Moon, "A 0.9 V 92 dB double-sampled switched-RC delta sigma audio ADC," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 200-201.
-
(2006)
IEEE Symp. VLSI Circuits Dig. Tech. Papers
, pp. 200-201
-
-
Kim, M.1
Ahn, G.2
Hanumolu, P.3
Lee, S.4
Kim, S.5
You, S.6
Kim, J.7
Temes, G.8
Moon, U.9
-
10
-
-
0026260058
-
Spectral analysis of double-sampling switched-capacitor filters
-
Nov
-
J. Rijns and H. Wallinga, "Spectral analysis of double-sampling switched-capacitor filters," IEEE Trans. Circuits Syst., vol. 38, no. 11, pp. 1269-1279, Nov. 1991.
-
(1991)
IEEE Trans. Circuits Syst
, vol.38
, Issue.11
, pp. 1269-1279
-
-
Rijns, J.1
Wallinga, H.2
-
11
-
-
0033892267
-
Low-voltage analog circuit design based on biased inverting opamp configuration
-
Mar
-
S. Kartikeyan, S. Mortezapour, A. Tammineedi, and E. Lee, "Low-voltage analog circuit design based on biased inverting opamp configuration," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 176-184, Mar. 2000.
-
(2000)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.47
, Issue.3
, pp. 176-184
-
-
Kartikeyan, S.1
Mortezapour, S.2
Tammineedi, A.3
Lee, E.4
-
12
-
-
84968995996
-
An improved double sampling scheme for switched-capacitor delta-sigma modulators
-
May
-
P. Hurst and K. Dyer, "An improved double sampling scheme for switched-capacitor delta-sigma modulators," in Proc. IEEE Int. Symp. Circuits and Systems, May 1992, pp. 902-905.
-
(1992)
Proc. IEEE Int. Symp. Circuits and Systems
, pp. 902-905
-
-
Hurst, P.1
Dyer, K.2
-
13
-
-
0030109503
-
A second-order double-sampled delta-sigma modulator using additive-error switching
-
Mar
-
T. Burmas, K. Dyer, P. Hurst, and S. Lewis, "A second-order double-sampled delta-sigma modulator using additive-error switching," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 284-293, Mar. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.3
, pp. 284-293
-
-
Burmas, T.1
Dyer, K.2
Hurst, P.3
Lewis, S.4
-
14
-
-
0031372332
-
Low-voltage double-sampled sigma delta converters
-
Jan
-
D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, "Low-voltage double-sampled sigma delta converters," IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 41-50, Jan. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.1
, pp. 41-50
-
-
Senderowicz, D.1
Nicollini, G.2
Pernici, S.3
Nagari, A.4
Confalonieri, P.5
Dallavalle, C.6
-
15
-
-
33847741683
-
A0.5-V 74-dB SNDR25-kHz continuous-time delta-sigma modulator with a return-to-open DAC
-
Mar
-
K.-P. Pun, S. Chatterjee, and P. Kinget, "A0.5-V 74-dB SNDR25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 496-507, Mar. 2007.
-
(2007)
IEEE J. Solid-State Circuits
, vol.42
, Issue.3
, pp. 496-507
-
-
Pun, K.-P.1
Chatterjee, S.2
Kinget, P.3
-
16
-
-
0032317771
-
A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range
-
Dec
-
V. Peluso, P. Vancorenland, A. Marques, M. Steyart, and W. Sansen, "A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.12
, pp. 1887-1897
-
-
Peluso, V.1
Vancorenland, P.2
Marques, A.3
Steyart, M.4
Sansen, W.5
-
17
-
-
8344228535
-
A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS
-
Nov
-
L. Yao, S. Steyart, and W. Sansen, "A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1089-1818, Nov. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.11
, pp. 1089-1818
-
-
Yao, L.1
Steyart, S.2
Sansen, W.3
|