Translating imperative affine nested loop programs into process networks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2268, Issue , 2002, Pages 89-111

  Deprettere, Ed F ^a   Rijpkema, Edwin ^a,b   Kienhuis, Bart ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; NETWORK ARCHITECTURE; SIGNAL PROCESSING; SPECIFICATIONS; STRUCTURED PROGRAMMING;

EXECUTABLE PROCESS; IMPERATIVE PROGRAMS; NESTED LOOP PROGRAMS; NOT GIVEN; PROCESS NETWORKS; PROCESSING UNITS; SIGNAL PROCESSING APPLICATIONS;

PROGRAM TRANSLATORS;

EID: 34547424838     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45874-3_6     Document Type: Conference Paper

References (17)

1. Special Issue on Hardware/Software Co-Design. In Proceedings of the IEEE, Mar. 1997.
2. B. Kienhuis et al.: A Methodology to Design Programmable Embedded Systems. In Lecture Notes in Computer Science, this Volume.
3. V. Zivkovic, P. Lieverse: An Overview of Methodologies and Tools in the Field of System-level Design. In Lecture Notes in Computer Science, this Volume.
4. S. Edwards et al.: Design of Embedded Systems: Formal Models, Validation, and Synthesis. In Proceedings of the IEEE, pp. 366-390, Mar. 1997.
5. P. Lieverse et al.: A methodology for architecture exploration of heterogeneous signal processing systems. In Journal of VLSI Signal Processing, Vol. 29, No. 3, pp. 197-207, Nov. 2001.
6. B. Kienhuis: MatParser, An Array Dataflow Analysis Compiler. Technical Report UCB/ERL M00/9, 2000.
7. P. Held, B. Kienhuis: Div, Floor, Ceil, Mod and Step Functions in Nested Loop Programs and Linearly Bounded Lattices. In Algorithms and Parallel Vlsi Architectures III, M. Moonen and F. Catthoor (eds.), pp. 271-282, Kluwer, 1995.
8. F. Feautrier: Compiling for massively parallel architectures: A perspective. In Algorithms and Parallel VLSI Architectures III, M. Moonen and F. Catthoor (eds.), pp. 259-270, Kluwer, 1995.
9. E. Rijpkema: Deriving Process Networks from Nested Loop Algorithms. In Parallel Processing Letters, Vol. 10, Nos. 2 & 3, pp. 165-176, 2000.
10. W. Barnier, J. Chan: Discrete Mathematics with Applications. West Publishing Company, 1989.
11. B. Kienhuis, E. Deprettere: Modeling Stream-Based Applications using the SBF model of computation. In Proc. IEEE Workshop on Signal Processing Systems, SIPS, pp. 385-394, Sep.2001.
12. 12.E. Ehrhart: Sur les polyédres rationnels homothétiques á n dimsions. In C.R. Acad. Sci. Paris, Vol. 254, pp. 616-618, 1962.
13. Ph. Clauss, V. Loechner: Parametric Analysis of Polyhedral Iteration Spaces. In Proc. IEEE Int. Conf. on Application Specific Array Processors, ASAP, pp. 415-424, Chicago, 1996.
14. E. Rijpkema: Modeling Task Level Parallelism in Piecewise Regular Programs. PhD Dissertation, Leiden University, Leiden, The Netherlands, 2002.
15. G. Booch et al.: The Unified Modeling Language User Guide. Addison-Wesley, 1999.
16. D. Wilde: A Library for Doing Polyhedral Operations. IRISA technical report PI 785, Rennes, France, 1993.
17. T. Stefanov et al.: System Level Design with Spade: an M-JPEG Case study. In Proceedings Int. Conf. on Computer Aided Design, pp. 384-388, San Jose, 2001.