Deriving Process Networks from Weakly Dynamic Applications in System-Level Design

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 90-96

  Stefanov, Todor ^a   Deprettere, Ed ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

Heterogeneous Embedded Systems; Kahn Process Networks; System Level Design; Weakly Dynamic Applications

Indexed keywords

HETEROGENEOUS EMBEDDED SYSTEMS; KAHN PROCESS NETWORKS; SYSTEM-LEVEL DESIGN (SLD); WEAKLY DYNAMIC APPLICATIONS (WDA);

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; OBJECT ORIENTED PROGRAMMING; PARALLEL PROCESSING SYSTEMS; SYSTEMS ANALYSIS;

COMPUTER AIDED DESIGN;

EID: 1142287749     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944671.944673     Document Type: Conference Paper

References (16)

1. A. Aho, R. Sethi, and J. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley Publishing Company, 1986.
2. E. de Kock. Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study. In Proc. 15th Int. Symposium on System Synthesis (ISSS'2002), pages 68-73, Kyoto, Japan, Oct. 2-4 2002.
3. E. de Kock et al. YAPI: Application modeling for signal processing systems. In Proc. 37th Design Automation Conference (DAC'2000), pages 402-405, Los Angeles, CA, June 5-9 2000.
4. P. Feautrier. Parametric Integer Programming. Operations Research, 22(3):243-268, 1988.
5. P. Feautrier. Dataflow Analysis of Scalar and Array References. Int. Journal of Parallel Programming, 20(1):23-53, 1991.
6. P. Feautrier and J.-F. Collard. Fuzzy Array Dataflow Analysis. Technical report, Ecole Normale Superieure de Lyon, 1994. ENS-Lyon/LIP N° 94-21.
7. G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74. North-Holland Publishing Co., 1974.
8. B. Kienhuis, E. Rijpkema, and E. F. Deprettere. Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In Proc. 8th International Workshop on Hardware/Software Codesign (CODES'2000), San Diego, CA, USA, May 3-5 2000.
9. E. Lee and A. Sangiovanni-Vincentelli. A Framework for Comparing Models of Computation. IEEE Transactions on CAD of Integrated Circuits and Systems, 17(12):1217-1229, 1998.
10. E. Lee et al. PtolemyII: Heterogeneous Concurrent Modeling and Design in Java. Technical report, University of California at Berkeley, 1999. UCB/ERL M99/40.
11. P. Lieverse, T. Stefanov, P. van der Wolf, and E. Deprettere. System Level Design with SPADE: an M-JPEG Case Study. In Proc. Int. Conference on Computer Aided Design (ICCAD'01), pages 31-38, San Jose CA, USA, Nov. 4-8 2001.
12. A. Mihal and K. Keutzer. Mapping Concurrent Applications onto Architectural Platforms. in Networks on Chip (Chapter 3), Editors Axel Jantsch and Hannu Tenhunen, Kluwer Academic Publishers, 2003.
13. E. Rijpkema. Modeling Task Level Parallelism in Piece-wise Regular Programs, 2002. PhD thesis, Leiden University, The Netherlands.
14. A. Turjan, B. Kienhuis, and E. Deprettere. Realizations of the Extended Linearization Model. in Domain-Specific Embedded Multiprocessors (Chapter 9), Marcel Dekker, Inc., 2003.
15. A. Turjan, B. Kienhuis, and E. Deprettere. A Technique to Determine Inter-process Communication in the Polyhedral Model. In Proc. Int. Workshop on Compilers for Parallel Computers (CPC'03), Amsterdam, The Netherlands, Jan. 8-10 2003.
16. P. van der Wolf, P. Lieverse, M. Goel, D. La Hei, and K. Vissers. An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology. In Proc. 7th Int. Workshop on Hardware/Software Codesign (CODES'99), Rome, Italy, May 3-5 1999.