Translating affine nested-loop programs to process networks

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 220-229

  Turjan, Alexandra ^a   Kienhuis, Bart ^a   Deprettere, Ed ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

Heterogeneous Embedded Systems; Integer Linear Programming; Process Networks

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; EMBEDDED SYSTEMS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; PROGRAM COMPILERS; PROGRAM PROCESSORS;

HETEROGENEOUS EMBEDDED SYSTEMS; INTEGER LINEAR PROGRAMMING; NESTED-LOOPS; PROCESS NETWORKS;

COMPUTER NETWORKS;

EID: 29144520210     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023864     Document Type: Conference Paper

References (39)

1. U. Banerjee. Dependence analysis. The Kluwer Int. Series in Engineering and Computer Science. Kluwer Academic Publishers, 1997.
2. T. Basten and J. Hoogerbrugge. Efficient execution of process networks. In Communicating Process Architectures - 2001, Proceedings, pages 1-14, Bristol, UK, September 2001.
3. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology. Kluwer Academic Publishers, 1998.
4. I. Cimpian, A. Turjan, E. de Kock, and E. Deprettere. Communication Optimization in Compaan Process Networks. In Proceedings of the 4th Int. Workshop on Systems, Architectures, MOdeling, and Simulation SAMOS'04, Samos, Greece, July 19-21 2004.
5. P. Clauss and V. Loechner. Parametric analysis of polyhedral iteration spaces. Journal of VLSI Signal Processing, 19:179-194, July 1998.
6. A. Darte, Y. Robert, and F. Vivien. Scheduling and Automatic Parallelization. Birkhauser Boston, 2000.
7. E. de Kock. Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study. In Proc. 15th Int. Symposium on System Synthesis (ISSS'2002), pages 68-73, Kyoto, Japan, Oct. 2-4 2002.
8. E. de Kock, G. Essink, W. Smits, P. van der Wolf, J.-Y. Brunel, W. Kruijtzer, P. Lieverse, and K. Vissers. YAPI: Application modeling for signal processing systems. In Proc. 37th Design Automation Conference (DAC'2000), pages 402-405, Los Angeles, CA, June 5-9 2000.
9. E. Ehrhart. Polynômes arithmétiques et Méthode des Polyéres en Combinatoire. Birkhäser Verlag, Basel, Int. series of numerical mathematics vol. 35 edition, 1977.
10. P. Feautrier. Parametric Integer Programming. In RAIRO Recherche Opérationnelle, 22(3);243-268, 1988.
11. P. Feautrier. Dataflow Analysis of Scalar and Array References. Int. J. of Parallel Programming, 20(1):23-53, 1991.
12. T. Harriss, R. Walke, B. Kienhuis, and E. Deprettere. Compilation from matlab to process networks realized in fpga. Design automation of Embedded Systems, 7(4), Nov. 2002.
13. P. Held. Functional Design of Data-Flow Networks. PhD thesis, Delft University of Technology, The Netherlands, 1996.
14. R. Kannan and A. Bachem. Polynomial algorithms for computing the Smith and Hermite normal forms of an integer matrix. In SIAM J. Comput., 84, pages 499-507, 1979.
15. V. Kathail, S. Aditya, R. Schreiber, and B. Rau. PICO: Automatically Designing Custom Computers. IEEE Computer, 35(9), Sept. 2002.
16. B. Kienhuis. MatParser: An array dataflow analysis compiler. Technical report, University of California at Berkeley, 2000. UCB/ERL M00/9.
17. B. Kienhuis, E. Rijpkema, and E. F. Deprettere. Compaan: Deriving process networks from matlab for embedded signal processing architectures. In 8th Int. Workshop on Hardware/Software Codesign (CODES'2000), San Diego, USA, May 2000.
18. E. A. Lee and T. M. Parks. Dataflow process networks. Proceedings of the IEEE, 83(5):773-799, May 1995.
19. E. Lee et al. Ptolemyll: Heterogeneous Concurrent Modeling and Design in Java. Technical report, University of California at Berkeley, 1999. UCB/ERL M99/40.
20. D. Maydan, S. Amarashinghe, and M. Lam. Data Dependence and Data-Flow Analysis of Arrays. In Proc. of 5th Workshop of Languages and Compilers for Parallel Computing, pages 434-448, Aug. 1992.
21. T. Parks. Bounded scheduling of process networks, Dec. 1995.
22. T. M. Parks, Bounded Scheduling of Process Networks, Technical Report UCB/ERL-95-105. PhD Dissertation. EECS Department, University of California, Berkeley.
23. http://www.picochip.com.
24. W. Pugh. The Omega Test: A Fast and Practical Integer Programming Algorithm for Dependence Analysis. Communications of the ACM, 35(8):102-114, 1992.
25. W. Pugh and D. Wonnacott. An Exact Method for Analysis of Value-based Array Data Dependences. In Proceedings of the Sixth Workshop on Programming Languages and Compilers for Parallel Computing, Dec 93.
26. E. Rijpkema. Modeling Task Level Parallelism in Piece-wise Regular Programs. PhD thesis, Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands, Sept. 2002.
27. T. Stefanov, B. Kienhuis, and E. Deprettere. Algorithmic Transformation Techniques for Efficient Exploration of Alternative Application Instances. In Proc. 10th Int. Symposium on Hardware/Software Codesign (CODES'02), pages 7-12, Estes Park CO, USA, May 6-8 2002.
28. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System Design using Kahn Process Networks: The Compaan/Laura Approach. In Proc. 7th Int. Conf. Design, Automation and Test in Europe (DATE'04), Paris, France, Feb. 16-20 2004.
29. P. Stravers and J. Hoogerbrugge. Homogeneous multiprocessoring and the future of silicon design paradigms. In Proc. of the Int. Symposium on VLSI Technology, Systems, and Applications, Apr. 2001.
30. http://www.synfora.com.
31. L. Thiele. On the Design of Piecewise Regular Processor Arrays. In Proc. IEEE Symp. on Circuits and Systems, pages 2239-2242, Portland, USA, 1989.
32. A. Turjan and B. Kienhuis. Storage Management in Process Networks using the Lexicographically Maximal Preimage. In Proceedings of the IEEE 14th Int. Conf. on Application-specific Systems, Architectures and Processors (ASAP'03), The Hague, The Netherlands, June 24-26 2003.
33. A. Turjan, B. Kienhuis, and E. Deprettere. Realizations of the Extended Linearization Model. Marcel Dekker, Inc., Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation edition, 2003.
34. A. Turjan, B. Kienhuis, and E. Deprettere. A Hierarchical Classification Scheme to Derive Interprocess Communication in Process Networks. In Proceedings of the IEEE 14th Int. Conf. on Application-specific Systems, Architectures and Processors (ASAP'04), Galveston, Texas, Sept 27-29 2004.
35. A. Turjan, B. Kienhuis, and E. Deprettere. An Integer Linear Programming Approach to Classify Communication in Process Networks. In 8th Int. Workshop on Software and Compilers for Embedded Systems (SCOPES), Amsterdam, Sept. 2-3 2004.
36. S. Verdoolaege, K. Beyis, M. Bruynooghe, R. Seghir, and V. Loechner. Analytical Computation of Ehrhart Polynomials and its Applications for Embedded Systems. In 2nd Workshop on Optimizations for DSP and Embedded Systems, (ODES'02), Palo Alto, CA, 2004.
37. D. Wilde. A library for doing polyhedral operations. In Technical Report PI 785, IRISA, Rennes, France, 1993.
38. http://www.xilinx.com.
39. C. Zissulescu, T. Stefanov, B. Kienhuis, and E. Deprettere. LAURA: Leiden Architecture Research and Exploration Tool. In Proc. 13th Int. Conference on Field Programmable Logic and Applications (FPL'03), 2003.