The Virtex II Pro™ MOLEN processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3133, Issue , 2004, Pages 192-202

  Kuzmanov, Georgi ^a   Gaydadjiev, Georgi ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COPROCESSOR; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RECONFIGURABLE HARDWARE;

CUSTOM COMPUTING MACHINES; EXPERIMENTAL PERFORMANCE EVALUATIONS; HARDWARE SYNTHESIS; POLYMORPHIC PROCESSORS; PROTOTYPING PLATFORM; RECONFIGURABLE COPROCESSORS; RECONFIGURABLE FABRICS; THEORETICAL LIMITS;

MOTION PICTURE EXPERTS GROUP STANDARDS;

EID: 35048898018     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27776-7_21     Document Type: Article

References (11)

1. F. Campi, M. Toma, A. Lodi, A. Cappelli, R. Canegallo, and R. Guerreri. A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications. In ISSCC Digest of Technical Papers, pp. 250-251, Feb 2003.
2. M. Gokhale and J. Stone. Napa C: Compiling for a Hybrid RISC/FPGA Architecture. In Proc. IEEE Symp. on FCCM, pp. 126-135, 1998.
3. S. Hauck, T. Fry, M. Hosler, and J. Kao. The Chimaera Reconfigurable Functional Unit. In Proc. IEEE Symp. on FCCM, pp. 87-96, 1997.
4. G. Kuzmanov, G. N. Gaydadjiev, and S. Vassiliadis. Loading rm-code: Design considerations. In Proc. Third Intl. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS'03), pp 8-11, 2003.
5. G. Kuzmanov and S. Vassiliadis. Arbitrating Instructions in an ρμ-coded CCM. In Proc. 13th Intl. Conf. FPL'03, Springer-Verlag LNCS, vol. 2778, pp. 81-90, 2003.
6. A. L. Rosa, L. Lavagno, and C. Passerone. Hardware/Software Design Space Exploration for a Reconfigurable Processor. In Proc. DATE 2003, pp. 570-575, 2003.
7. S. Vassiliadis, G. N. Gaydadjiev, K. Bertels, and E. M. Panainte. The molen programming paradigm. In Proc. Third Intl. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS'03), pp. 1-7, 2003.
8. S. Vassiliadis, E. Hakkennes, S. Wong, and G. Pechanek. The Sum-of-Absolute-Difference Motion Estimation Accelerator. In Proc. 24th Euromicro Conf., pp. 559-566, 1998.
9. S. Vassiliadis, S. Wong, and S. Cotofana. The MOLEN ρμ-Coded Processor. In 11th Intl. Conf. FPL'01, Springer-Verlag LNCS, vol. 2147, pp. 275-285, 2001.
10. Xilinx Corporation. Virtex-II Pro Platform FPGA Handbook, v.1.0, 2002.
11. A. Ye, N. Shenoy, and P. Banerjee. A C Compiler for a Processor with a Reconfigurable Functional Unit. In ACM/SIGDA Symp. on FPGAs, pp. 95-100, 2000.