Switch design to enable predictive multiplexed switching in multiprocessor networks

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Ding, Z ^a   Hoare, R ^a   Jones, A ^a   Li, D ^b   Shao, S ^b   Tung, S ^a   Zheng, J ^b   Melhem, R ^a,b  

^a University of Pittsburgh   (United States)

^b University of Pittsburgh   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE DESIGNS; MULTIPLEXED SWITCHING; PARALLEL SYSTEMS; SWITCH DESIGNS;

BANDWIDTH; COMPUTER AIDED DESIGN; INTERCONNECTION NETWORKS; PARALLEL PROCESSING SYSTEMS; PREDICTIVE CONTROL SYSTEMS; TELECOMMUNICATION LINKS;

MULTIPROCESSING SYSTEMS;

EID: 33746286148     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.416     Document Type: Conference Paper

References (24)

1. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks An Engineering Approach. Morgan Kaufmann, 2003. Revised Printing.
2. C. Salisbury and R. Melhem, "A high speed scheduler/controller for unbuffered Banyan networks," Computer Communications Journal, vol. 24, no. 9, pp. 1158-1169, 2001.
3. J. Kim and D. J. Lilja, "Characterization of communication patterns in message-passing parallel scientific application program," in Proc. of the Second International Workshop on Network-Based Parallel Computing: Communication, Architecture, and Applications (G. Goos, J. Hartmanis, and J. Leeuwen, eds.), pp. 202-216, 1998.
4. A. Afsahi, Design and Evaluation of Communication Latency Hiding/Reduction Techniques for Message-Passing Enviroments. PhD thesis, University of Victoria, Canada, 2000.
5. W. Ho and T. Pinkston, "A methodology for designing efficient on-chip interconnects on well-behaved communication patterns," in Proc. of the 9th Int. Symposium on High-Performance Computer Architecture, pp. 377-388, 2003.
6. H. G. Dietz and T. Mattox, "Compiler techniques for Flat Neighborhood Networks," in Proc. of 13th Int. Workshop on Languages and Compilers for Parallel Computing, 2000.
7. K. L. Johnson, "The impact of commucation locality on large-scale multiprocessor performance," in Proc. of the 19th Annual International Symposium on Computer Architecture, 1992.
8. L. Roh and W. A. Najjar, "Analysis of communications and overhead reduction in multithreaded execution," in Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques, 1995.
9. J. Fernandez and E. Frachtenberg, "BCS-MPI: a new approach in the system software design for large-scale parallel computers," in Proc. of the ACM/IEEE Conf. on Supercomputing, 2003.
10. R. Melhem, "Time-multiplexing optical interconnection networks; why does it pay off?," in Proc. of the ICPP Workshop on Challenges for Parallel Processing, 1995.
11. X. Yuan, R. Melhem, and R. Gupta, "Algorithms for supporting compiled communication," IEEE Trans, on Parallel and Distributed Systems, vol. 14, no. 2, pp. 107-118, 2003.
12. J. Liang, S. Swaminathan, and R. Tessier, "aSOC: a scalable, single-chip communications architecture," in Proc. of the IEEE Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 37-46, Oct. 2000.
13. A. Faraj and X. Yuan, "Communication characteristics in the NAS parallel benchmarks," in Proc. 14th IASTED Int. Conf. on Parallel and Distributed Computing and Systems, IPDCS 2002, (Cambridge, MA), pp. 729-734, November 2002.
14. D. Lahaut and C. Germain, "Static communications in parallel scientific programs," in Proc. of PARLE, 1994.
15. W. Thies, M. Karczmarek, and S. Amarsinghe, "StreamIt: a language for streaming applications," in Proc. of the Int. Conf. on Compiler Construction, 2002.
16. S. Hinrichs, Compiler directed architecture-dependent communication optimization. PhD thesis, Carnegie Mellon University, 1995.
17. T. Gross, "Communication in iWarp systems," in Proc. of Supercomputing, 1989.
18. T. Gross, A. Hasegawa, S. Hinrichs, D. O'Hallaron, and T. Stricker, "Communication styles for parallel systems," IEEE Computer, 1994.
19. F. Cappello and C. Germain, "Toward high communication performance through compiled communications on a circuit switched interconnection network," in Proc. of the First IEEE Symposium on High-Performance Computer Architecture, 1995.
20. G. Viswanathan and J. Larus, "Compiler-directed shared-memory communication for iterative parallel applications," in Proc. of the 1996 ACM/IEEE Conf. on Supercomputing, 1996.
21. M. F. Sakr, S. P. Levitan, D. M. Chiarulli, B. G. Home, and C. L. Giles, "Predicting multiprocessor memory access patterns with learning models," in Proc. of 14th Int. Conf. on Machine Learning, pp. 305-312, 1997.
22. S. Kaxiras and C. Young, "Coherence communication prediction in shared-memory multiprocessors," in Proc. of the 16th Int. High Performance Computer Architecture., 2000.
23. National Semiconductor Co., "DS90CP04 4×4 low power 2.5 Gb/s LVDS digital cross-point switch." Data Sheet, Jan. 2004.
24. C. Qiao and R. Melhem, "Dynamic reconfiguration of optically interconnected networks with time division multiplexing," the Journal of Parallel and Distributed Computing, vol. 22, no. 2, pp. 268-278, 1994.