-
1
-
-
20744446298
-
A survey of adaptive optimization in virtual machines
-
DOI 10.1109/JPROC.2004.840305, Program Generation, Optimization and Platform Adaptation
-
M. Arnold, S. J. Fink, D. Grove, M. Hind, and P. F. Sweeney. A survey of adaptive optimization in virtual machines. Proceedings of the IEEE, 93(2):449-466, Feb. 2005. (Pubitemid 40851235)
-
(2005)
Proceedings of the IEEE
, vol.93
, Issue.2
, pp. 449-466
-
-
Arnold, M.1
Fink, S.J.2
Grove, D.3
Hind, M.4
Sweeney, P.F.5
-
7
-
-
0036450418
-
Reverse execution of Java bytecode
-
May
-
J. J. Cook. Reverse execution of Java bytecode. The Computer Journal, 45(6):608-619, May 2002.
-
(2002)
The Computer Journal
, vol.45
, Issue.6
, pp. 608-619
-
-
Cook, J.J.1
-
8
-
-
4544322838
-
A cost-driven compilation framework for speculative parallelization of sequential programs
-
June
-
Z.-H. Du, C.-C. Lim, X.-F. Li, C. Yang, Q. Zhao, and T.-F. Ngai. A cost-driven compilation framework for speculative parallelization of sequential programs. In Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation (PLDI '04), pages 71-81, June 2004.
-
(2004)
Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation (PLDI '04)
, pp. 71-81
-
-
Du, Z.-H.1
Lim, C.-C.2
Li, X.-F.3
Yang, C.4
Zhao, Q.5
Ngai, T.-F.6
-
9
-
-
33745799954
-
-
Master's thesis, McGill University, Montréal, Québec, Canada, Oct.
-
B. Dufour. Objective quantification of program behaviour using dynamic metrics. Master's thesis, McGill University, Montréal, Québec, Canada, Oct. 2004.
-
(2004)
Objective Quantification of Program Behaviour Using Dynamic Metrics
-
-
Dufour, B.1
-
11
-
-
0003675845
-
-
PhD thesis, University of Wisconsin-Madison, Madison, Wisconsin, USA
-
M. Franklin. The Multiscalar Architecture. PhD thesis, University of Wisconsin-Madison, Madison, Wisconsin, USA, 1993.
-
(1993)
The Multiscalar Architecture
-
-
Franklin, M.1
-
13
-
-
1642323703
-
-
PhD thesis, McGill University, Montréal, Québec, Canada, Dec.
-
E. M. Gagnon. A Portable Research Framework for the Execution of Java Bytecode. PhD thesis, McGill University, Montréal, Québec, Canada, Dec. 2002. http://www.sablevm.org.
-
(2002)
A Portable Research Framework for the Execution of Java Bytecode
-
-
Gagnon, E.M.1
-
14
-
-
0033880036
-
The Stanford Hydra CMP
-
Mar.
-
L. Hammond, B. A. Hubbert, M. Siu, M. K. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, 20(2):71-84, Mar. 2000.
-
(2000)
IEEE Micro
, vol.20
, Issue.2
, pp. 71-84
-
-
Hammond, L.1
Hubbert, B.A.2
Siu, M.3
Prabhu, M.K.4
Chen, M.5
Olukotun, K.6
-
15
-
-
1442263994
-
Language support for lightweight transactions
-
Oct.
-
T. Harris and K. Fraser. Language support for lightweight transactions. In Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications (OOPSLA '03), pages 388-402, Oct. 2003.
-
(2003)
Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programing, Systems, Languages, and Applications (OOPSLA '03)
, pp. 388-402
-
-
Harris, T.1
Fraser, K.2
-
16
-
-
2942715361
-
The role of return value prediction in exploiting speculative method-level parallelism
-
Nov.
-
S. Hu, R. Bhargava, and L. K. John. The role of return value prediction in exploiting speculative method-level parallelism. Journal of Instruction-Level Parallelism, 5, Nov. 2003.
-
(2003)
Journal of Instruction-Level Parallelism
, vol.5
-
-
Hu, S.1
Bhargava, R.2
John, L.K.3
-
19
-
-
0035438966
-
Coarse-grained thread pipelining: A speculative parallel execution model for shared-memory multiprocessors
-
Sept.
-
I. H. Kazi and D. J. Lilja. Coarse-grained thread pipelining: A speculative parallel execution model for shared-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 12(9):952-966, Sept. 2001.
-
(2001)
IEEE Transactions on Parallel and Distributed Systems
, vol.12
, Issue.9
, pp. 952-966
-
-
Kazi, I.H.1
Lilja, D.J.2
-
21
-
-
0033348795
-
A chip-multiprocessor architecture with speculative multithreading
-
Sept.
-
V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, 48(9):866-880, Sept. 1999.
-
(1999)
IEEE Transactions on Computers
, vol.48
, Issue.9
, pp. 866-880
-
-
Krishnan, V.1
Torrellas, J.2
-
29
-
-
84958960586
-
A framework for optimizing Java using attributes
-
R. Wilhelm, editor, Proceedings of the 10th International Conference on Compiler Construction (CC '01), Apr.
-
P. Pominville, F. Qian, R. Vallée-Rai, L. Hendren, and C. Verbrugge. A framework for optimizing Java using attributes. In R. Wilhelm, editor, Proceedings of the 10th International Conference on Compiler Construction (CC '01), volume 2027 of Lecture Notes in Computer Science (LNCS), pages 334-354, Apr. 2001.
-
(2001)
Lecture Notes in Computer Science (LNCS)
, vol.2027
, pp. 334-354
-
-
Pominville, P.1
Qian, F.2
Vallée-Rai, R.3
Hendren, L.4
Verbrugge, C.5
-
31
-
-
32844465384
-
Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation
-
J. Renau, J. Tuck, W. Liu, L. Ceze, K. Strauss, and J. Torrellas. Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation. In Proceedings of the 19th ACM International Conference on Supercomputing (ICS '05), June 2005.
-
Proceedings of the 19th ACM International Conference on Supercomputing (ICS '05), June 2005
-
-
Renau, J.1
Tuck, J.2
Liu, W.3
Ceze, L.4
Strauss, K.5
Torrellas, J.6
-
32
-
-
3242801250
-
An all-software thread-level data dependence speculation system for multiprocessors
-
Oct.
-
P. Rundberg and P. Stenström. An all-software thread-level data dependence speculation system for multiprocessors. Journal of Instruction-Level Parallelism, 3, Oct. 2001.
-
(2001)
Journal of Instruction-Level Parallelism
, vol.3
-
-
Rundberg, P.1
Stenström, P.2
-
34
-
-
0033703889
-
A scalable approach to thread-level speculation
-
June
-
J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), pages 1-12, June 2000.
-
(2000)
Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00)
, pp. 1-12
-
-
Steffan, J.G.1
Colohan, C.B.2
Zhai, A.3
Mowry, T.C.4
-
36
-
-
0034316177
-
The MAJC architecture: A synthesis of parallelism and scalability
-
Dec.
-
M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliaro, and S. S. Tse. The MAJC architecture: A synthesis of parallelism and scalability. IEEE Micro, 20(6):12-25, Dec. 2000.
-
(2000)
IEEE Micro
, vol.20
, Issue.6
, pp. 12-25
-
-
Tremblay, M.1
Chan, J.2
Chaudhry, S.3
Conigliaro, A.W.4
Tse, S.S.5
-
37
-
-
0033344478
-
The superthreaded processor architecture
-
Sept.
-
J.-Y. Tsai, J. Huang, C. Amlo, D. J. Lilja, and P.-C. Yew. The superthreaded processor architecture. IEEE Transactions on Computers, 48(9):881-902, Sept. 1999.
-
(1999)
IEEE Transactions on Computers
, vol.48
, Issue.9
, pp. 881-902
-
-
Tsai, J.-Y.1
Huang, J.2
Amlo, C.3
Lilja, D.J.4
Yew, P.-C.5
-
38
-
-
0002892499
-
-
Master's thesis, McGill University, Montréal, Québec, Canada, July
-
R. Vallée-Rai. Soot: A Java bytecode optimization framework. Master's thesis, McGill University, Montréal, Québec, Canada, July 2000.
-
(2000)
A Java Bytecode Optimization Framework
-
-
Vallée-Rai Soot, R.1
-
40
-
-
31744450483
-
Safe futures for Java
-
To appear
-
A. Welc, S. Jagannathan, and A. Hosking. Safe futures for Java. In Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA '05), Oct. 2005. To appear.
-
Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA '05), Oct. 2005
-
-
Welc, A.1
Jagannathan, S.2
Hosking, A.3
|