A cost-driven compilation framework for speculative parallelization of sequential programs

ACM SIGPLAN Notices

Volumn 39, Issue 6, 2004, Pages 71-81

  Du, Zhao Hui ^a   Yang, Chen ^a   Lim, Chu Cheow ^b   Zhao, Qingyu ^a   Li, Xiao Feng ^a   Nagi, Tin Flook ^b  

^a INTEL CHINA RESEARCH CENTER   (China)

^b INTEL CORPORATION   (United States)

Author keywords

Cost driven compilation; Loop transformation; Speculative multithreading; Speculative parallel threading; Speculative parallelization; Thread level speculation

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTER PROGRAMMING; COST EFFECTIVENESS; ITERATIVE METHODS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS;

COST-DRIVEN COMPILATION; LOOP TRANSFORMATION; SEQUENTIAL PROGRAMS; SPECULATIVE MULTITHREADING; SPECULATIVE PARALLEL THREADING; SPECULATIVE PARALLELIZATION; THREAD-LEVEL SPECULATION;

SOFTWARE ENGINEERING;

EID: 4544322838     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/996893.996852     Document Type: Conference Paper

References (15)

1. Michael K. Chen and Kunle Olukotun. TEST: A tracer for extracting speculative threads. Proceedings of 2003 Intl Symposium on Code Generation and Optimization, San Francisco, CA, Mar 2003.
2. th Annual Symposium on Computer Architecture, Jun 2003.
3. M. Franklin. The Multiscalar Architecture. PhD thesis. University of Wisconsin at Madison, 1993.
4. L. Hammond, B. Hubbert, et al. The Stanford Hydra CMP. IEEE Micro, Volume.20 No.2, Mar. 2000, pp. 71-84.
5. th Intl Workshop, LCPC 2001, Cumberland Falls, KY, Aug 2001, pp. 290-305.
6. Xiao-Feng Li, Zhao-Hui Du, Qingyu Zhao, and Tin-Fook Ngai. Software value prediction for speculative parallel threaded computations. The First Value-Prediction Workshop, San Diego, CA, June 7, 2003, pp. 18-25.
7. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai and Sun Chan. A compiler framework for speculative analysis and optimizations. Proceedings of the ACM Sigplan 2003 Conference on Programming Language Design and Implementation, San Diego, CA, Jun 2003, pp. 289-299.
8. Open Research Compiler for Itanium™ Processor Family. http://ipf-orc.sourceforge.net/
9. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. Proceedings of Intl Symp. On Computer Architecture 2000, pp. 1-24.
10. J. Tsai, J. Huang, C. Amlo, D. Lilja, and P. Yew. The Superthreaded processor architecture. IEEE Transactions on Computers, Volume 48, Number 9, September 1999, pp. 881-902.
11. Jenn-Yuan Tsai, Zhenzhen Jiang and Pen-Chung Yew. Compiler techniques for the superthreaded architectures. Intl Journal of Parallel Programming, 27(1), 1999, pp 1-19.
12. T. N. Vijaykumar. Compiling for the Multiscalar Architecture. PhD thesis. Computer Science Department, University of Wisconsin at Madison, Jan 1998.
13. A. Zhai, C.B. Colohan, J.G. Steffan and T. C. Mowry, Compiler optimization of scalar value communication between speculative threads. The Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), San Jose, CA, USA, Oct 7-9, 2002.
14. F. Chow, S. Chan, S. Liu, R. Lo, and M. Streich. Effective representation of aliases and indirect memory operations in SSA form. In Proc. of the Sixth Int'l Conf. on Compiler Construction, pages 253-267, April 1996.
15. th Asia-Pacific Computer Systems Architecture Conference, 2004.