Heuristics for profile-driven method-level speculative parallelization

Proceedings of the International Conference on Parallel Processing

Volumn 2005, Issue , 2005, Pages 147-156

  Whaley, John ^a   Kozyrakis, Christos ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

RESOURCE UTILIZATION; THREAD LEVEL SPECULATION (TLS);

BENCHMARKING; CODES (SYMBOLS); COMPUTATIONAL COMPLEXITY; JAVA PROGRAMMING LANGUAGE; PROGRAM COMPILERS;

HEURISTIC METHODS;

EID: 33745171466     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2005.44     Document Type: Conference Paper

References (24)

1. V. Agarwal et al. Clock rate versus IPC: the End of the Road for Conventional Microarchitectures. In the Proceedings of the Intl. Symposium on Computer Architecture, June 2000.
2. A. Bhowmik and M. Franklin. A General Compiler Framework for Speculative Multithreading. In the Proceedings of the Symposium on Parallel Architectures and Algorithms, June 2002.
3. M. Chen and K. Olukotun. TEST: A tracer for extracting speculative threads. In the Proceedings of the Intl. Symposium on Code Generation and Optimization, Mar. 2003.
4. M. K. Chen and K. Olukotun. Exploiting Method-Level Parallelism in Single-Threaded Java Programs. In the Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, Oct. 1998.
5. M. K. Chen and K. Olukotun. The Jrpm System for Dynamically Parallelizing Java Programs. In the Proceedings of the Intl. Symposium on Computer Architecture, June 2003.
6. M. Cintra et al. Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors. In Proceedings of the Intl. Symposium on Computer Architecture, June 2000.
7. J. Dou and M. Cintra. Compiler Estimation of Load Imbalance Overhead in Speculative Parallelization. In the Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, Oct. 2004.
8. M. Gatzaran et al. Tradeoffs in Buffering Memory Sate for Thread-Level Speculation in Multiprocessors. In the Proceedings of the Intl. Symposium on High Performance Computer Architecture, Feb. 2003.
9. L. Hammond et al. Data Speculation Support for a Chip Multiprocessor. In the Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems. Oct. 1998.
10. T. Heil and J. Smith. Relational Profiling: Enabling Thread Level Parallelism in Virtual Machines. In the Proceedings of the Intl. Symposium on Microarchitecture, Dec. 2000.
11. R. Kalla. Simultaneous Multi-threading Implementation in POWER5. In the Conference Record of Hot Chips 15 Symposium, Aug. 2003.
12. T. Karkhanis and J. Smith. A Day in the Life of a Cache Miss. In the Proceedings of the 2nd Workshop on Memory Performance Issues, June 2002.
13. P. Kongetira. A 32-way Multithreaded Sparc Processor. In the Conference Record of Hot Chips 16, Aug. 2004.
14. P. Marcuello and A. González. Clustered Speculative Multi-threaded Processors. In the Proceedings of the Intl. Conference on Supercomputing. June 1999.
15. C. McNairy. Montecito: The next Product in the Itanium Processor Family. In the Conference Record of Hot Chips 16, Aug. 2004.
16. J. T. Oplinger et al. In Search of Speculative Thread-Level Parallelism. In the Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, Oct. 1999.
17. M. K. Prabhu and K. Olukotun. Using Thread-Level Speculation to Simplify Manual Parallelization. In the Proceedings of the Conference on Principles and Practices of Parallel Programming, June 2003.
18. G. S. Sohi et al. Multiscalar Processors. In the Proceedings of the Intl. Simposium on Computer Architecture, June 1995.
19. J. G. Steffan et al. A Scalable Approach to Thread-Level Speculation. In the Proceedings of the Intl. Symposium on Computer Architecture, June 2000.
20. T. N. Vijaykumar and G. S. Sohi. Task Selection for the Multiscalar Architecture. Journal of Parallel and Distributed Computing, 58(2):132-158, Aug. 1999.
21. F. Warg and P. Stenstrom. Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on CMP Platforms. In the Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, Sept. 2001.
22. F. Warg and P. Stenstrom. Improving Speculative Thread-Level Parallelism Through Module Run-Length Prediction. In the Proceedings of the Int. Parallel and Distributed Processing Symposium, 2003.
23. A. Zhai et al. Compiler Optimizatoin for Scalar Value Communication Between Speculative Threads. In the Proceedings of the Intl. Symposium on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
24. G. Zilles and G. Sohi. A Programmable Co-Processor for Profiling. In the Proceedings of the Intl. Symposium on High Performance Computer Architecture, Jan. 2001.