Toward efficient and robust software speculative parallelization on multiprocessors

ACM SIGPLAN Notices

Volumn 38, Issue 10, 2003, Pages 13-24

  Cintra, Marcelo ^a   Llanos, Diego R ^b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b UNIVERSITY OF VALLADOLID   (Spain)

Author keywords

Speculative parallelization; Thread level speculation

Indexed keywords

COMPUTER SOFTWARE; COST EFFECTIVENESS; DATA STRUCTURES; RESOURCE ALLOCATION; SOFTWARE ENGINEERING; STORAGE ALLOCATION (COMPUTER); SYNCHRONIZATION;

MULTIPROCESSORS; SOFTWARE SPECULATIVE PARALLELIZATION; THREAD-LEVEL SPECULATION;

PARALLEL PROCESSING SYSTEMS;

EID: 1442264157     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/966049.781501     Document Type: Article

References (31)

1. S. V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial," IEEE Computer, Vol. 29, No. 12, pages 66-76, December 1996.
2. V. Aslot, M. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady. "SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance." Wksp. on OpenMP Applications and Tools, pages 1-10, July 2001.
3. J. E. Barnes. Institute for Astronomy, University of Hawaii. ftp://hubble.ifa.hawaii.edu/pub/barnes/treecode/.
4. M. Berry, D. Chen, P. Koss, D. Kuck, S. Lo, Y. Pang, L. Pointer, R. Roloff, A. Sameh, E. Clementi, S. Chin, D. Schneider, G. Fox, P. Messina, D. Walker, C. Hsiung, J. Schwarzmeier, K. Lue, L. Orszag, F. Seidl, O. Johnson, R. Goodrum, and J. Martin. "The PERFECT Club Benchmarks: Effective Performance Evaluation of Supercomputers." Intl. Journal of Supercomputer Applications, Vol. 3, No. 3, pages 5-40, Fall 1989.
5. M. Cintra, J. F. Martínez, and J. Torrellas, "Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors." Intl. Symp. on Computer Architecture, pages 13-24, June 2000.
6. M. Cintra and J. Torrellas. "Eliminating Squashes Through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors." Intl. Symp. on High Performance Computer Architecture, pages 43-54, February 2002.
7. F. Dang, H. Yu, and L. Rauchwerger. "The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops." Intl. Parallel and Distributed Processing Symp., pages 20-29, April 2002.
8. M. Gupta and R. Nim. "Techniques for Run-Time Parallelization of Loops." Supercomputing, November 1998.
9. L. Hammond, M. Wiley, and K. Olukotun. "Data Speculation Support for a Chip Multiprocessor." Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 58-69, October 1998.
10. M. Herlihy. "Apologizing Versus Asking Permission: Optimistic Concurrency Control for Abstract Data Types." ACM Trans. on Database Systems, Vol. 15, No. 1, pages 96-124, March 1990.
11. M. Herlihy and J. E. B. Moss. "Transactional Memory: Architectural Support for Lock-free Data Structures." Intl. Symp. on Computer Architecture, pages 289-300, May 1993.
12. The Hydra Consortium. Department of Physics and Astronomy, McMaster University. http://hydra.mcmaster.ca/hydra/.
13. S. W. Kim, C.-L. Ooi, R. Eigenmann, B. Falsafi, and T. N. Vijaykumar. "Reference Idempotency Analysis: A Framework for Optimizing Speculative Execution." Symp. on Principles and Practice of Parallel Programming, pages 2-11, June 2001.
14. H. T. Kung and J. T. Robinson. "On Optimistic Methods for Concurrency Control." ACM Trans. on Database Systems, Vol. 6, No. 2, pages 213-226, June 1981.
15. S.-T. Leung and J. Zahorjan. "Improving the Performance of Runtime Parallelizatiom." Symp. on Principles and Practice of Parallel Programming, pages 83-91, May 1993.
16. P. Marcuello and A. González. "Clustered Speculative Multithreaded Processors." Intl. Conf. on Supercomputing, pages 365-372, June 1999.
17. J. F. Martínez and J. Torrellas. "Speculative Synchronization: Applying Thread-level Speculation to Explicitly Parallel Applications." Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 18-29, October 2002.
18. C. May, E. Silha, R. Simpson, and H. Warren, editors. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers Inc., San Francisco, second edition, 1994.
19. A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi. "Dynamic Speculation and Synchronization of Data Dependences." Intl. Symp. on Computer Architecture, pages 181-193, June 1997.
20. C.-L. Ooi, S. W. Kim, I. Park, R. Eigenmann, B. Falsati, and T. N. Vijaykumar. "Multiplex: Unifying Conventional and Speculative Thread-Level Parallelism on a Chip Multiprocessor." Intl. Conf. on Supercomputing, pages 368-380, June 2001.
21. S. Papadimitriou and T. Mowry. "Exploring Thread-Level Speculation in Software: The Effects of Memory Access Tracking Granularity." School of Computer Science, Carnegie Mellon University, Technical Report CMU-CS-01-145, July 2001.
22. R. Rajwar and J. R. Goodman. "Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution." Intl. Symp. on Microarchitecture, pages 294-305, December 2001.
23. L. Rauchwerger and D. Padua. "The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization." Conf. of Programming Language Design and Implementation, pages 218-232, June 1995.
24. P. Rundberg and P. Stenström. "Low-Cost Thread-Level Data Dependence Speculation on Multiprocessors." Wksp. on Scalable Shared Memory Multiprocessors, June 2000.
25. J. Saltz, R. Mirchandaney, and K. Crowley. "Run-time Parallelization and Scheduling of Loops." IEEE Trans. on Computers, Vol. 40, No. 5, pages 603-611, May 1991.
26. G. Sohi, S. Breach, and T. Vijaykumar. "Multiscalar Processors." Intl. Symp. on Computer Architecture, pages 414-425, June 1995.
27. SPARC International Inc. The SPARC Architecture Manual Version 9. Prentice Hall PTR, Englewood Cliffs, 2000.
28. Standard Performance Evaluation Corporation. http://www.spec.org/.
29. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. "A Scalable Approach to Thread-Level Speculation," Intl. Symp. on Computer Architecture, pages 1-12, June 2000.
30. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. "Improving Value Communication for Thread-Level Speculation." Intl. Symp. on High-Performance Computer Architecture, pages 55-66, February 2002.
31. Y. Zhang, L. Rauchwerger, and J. Torrellas. "Hardware for Speculative Run-time Parallelization in Distributed Shared-Memory Multiprocessors." Intl. Symp. on High-Performance Computer Architecture, pages 161-173, February 1998.