The Jrpm system for dynamically parallelizing Java programs

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 434-445

  Chen, Michael K ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; FORTRAN (PROGRAMMING LANGUAGE); MULTIMEDIA SYSTEMS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; VIRTUAL REALITY;

CHIP MULTIPROCESSOR; JAVA RUNTIME PARALLELIZING MACHINE; JAVA VIRTUAL MACHINE; SPECULATIVE THREAD LOOPS; SYMMETRIC MULTIPROCESSORS; THREAD-LEVEL SPECULATION;

JAVA PROGRAMMING LANGUAGE;

EID: 0038684218     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859666.859668     Document Type: Conference Paper

References (45)

1. Adve, V. S. et al. An integrated compilation and performance analysis environment for data parallel programs. In SC'95, San Diego, CA, November 1995.
2. Adve, V. S. et al. High Performance Fortran Compilation Techniques for Parallelizing Scientific Codes. In SC'98, Orlando, FL, November 1998.
3. Allen, R. and Kennedy, K. Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers, San Francisco, CA, 2001.
4. Artigas, P. et al. Automatic Loop Transformations and Parallelization for Java. In ICS'2000, Santa Fe, NM, May 2000.
5. Blume, W. et al. Polaris: Improving the Effectiveness of Parallelizing Compilers. In 7th International Workshop on Languages and Compilers for Parallel Computing. Ithaca, NY, August 1994.
6. Broadcom Corporation. The Sibyte SB-1250 Processor. http://www.sibyte/com/mercurian.
7. Chaudhry, S. et al. Space-Time Dimensional Computing for Java Programs on the MAJC Architecture. In Java Microarchitectures, Kluwer Academic Publishers, Boston, MA, April 2002.
8. Chen, M. and Olukotun, K. Targeting Dynamic Compilation for Embedded Environments. JVM'02, San Francisco, CA, August 2002.
9. Chen, M. and Olukotun, K. TEST: A Tracer for Extracting Speculative Threads. In CGO'03, San Francisco, CA, March 2003.
10. Cintra, M., Martinez, J. F., and Torrellas, J. Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors. In ISCA-27, Vancouver, BC, June 2000.
11. Cintra, M. and Torrellas, J. Eliminating Squashes Through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors. In HPCA-8, Anaheim, CA, February 2002.
12. Click, C. High-Performance Computing with the Server Compiler for the Java HotSpot Virtual Machine. In JavaOne 2001, San Francisco, CA, June 2001.
13. Culler, D.E. et al. Parallel Computer Architecture: A Hardware/Software Approach. Morgann Kaufmann Publishers, San Mateo, CA, 1998.
14. Emer, J. Ev8: The post-ultimate alpha (keynote address). In PACT'01, Barcelona, Spain, September 2001.
15. Gopal, S. et al. Speculative Versioning Cache. In HPCA-4, Las Vegas, NV, February 1998.
16. Gosling, J., Joy, B., and Steele, G. The Java Language Specification. Addison Wesley, Reading, MA, 1996.
17. Griessemer, R. and Mitrovic, S. The Java HotSpot Virtual Machine Client Compiler: Technology and Application. In JavaOne 2001, San Francisco, CA, June 2001.
18. Gupta, M and Nim, R. Techniques for Speculative Run-Time Parallelization of Loops. In SC'98, November 1998.
19. Hall, M. W. et al. Experiences using the ParaScope Editor: an interactive parallel programming tool. In PPoPP'93, pages 33-43, May 1993.
20. Hall, M. W. et al. Maximizing Multiprocessor Performance with the SUIF Compiler. In IEEE Computer, December 1996.
21. Hammond, L., Wiley, M., and Olukotun, K. Data Speculation Support for a Chip Multiprocessor. In ASPLOS-VIII, San Jose, CA, October 1998.
22. Hennessy, J. L. and Patterson, D. A. Computer Architecture: A Quantitative Approach, Third edition. Morgan Kaufmann Publishers, Inc. San Mateo, CA, 2002.
23. Jones, R. and Lins, R. Garbage Collection: Algorithms for Automatic Dynamic Memory Management. John Wiley & Sons, Chichester, UK, 1996.
24. Kahle, J. Power4: A Dual-CPU Processor Chip. In Microprocessor Forum '99, October 1999.
25. Knobe, K. and Sarkar, V. Array SSA form and its use in Parallelization. In PoPL '98, San Diego, CA, January 1998.
26. Ko, W. et al. Effective Cross-Platform, Multilevel Parallelism via Dynamic Adaptive Execution. In 7th International Workshop on High-Level Parallel Programming Models and Supportive Environments. Ft. Lauderdale, FL, April 2002.
27. Liao, S. W. et al. SUIF Explorer: An Interactive and Interprocedural Parallelizer. In PPoPP'99, Atlanta, GA, May 1999.
28. Lindholm, T. and Yellin, F. The Java Virtual Machine Specification. Addison Wesley, Reading, MA, 1997.
29. Marcuello, P. and Gonzalez, A. Clustered Speculative Multithreaded Processors. In ICS'99, Rhodes, Greece, June 1999.
30. Miller, B. P. et al. The Paradyn Parallel Performance Measurement Tools. In IEEE Computer, 28(11):37-46, November 1995.
31. Muchnick, S. Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, San Francisco, CA, 1997.
32. Olukotun, K. et al. The case for a single chip multiprocessor. In ASPLOS-VII, Cambridge, MA, October 1996.
33. Olukotun, K., Hammond, L., and Willey, M. Improving the Performance of Speculatively Parallel Applications on the Hydra CMP. In ICS'99, Rhodes, Greece, June 1999.
34. Oplinger, J. T., Heine, D. L., and Lam, M. S. In Search of Speculative Thread-Level Parallelism. In PACT'99, Newport Beach, CA, October 1999.
35. Wu, P. and Padua, D. Containers on the Parallelization of General-purpose Java Programs. In PACT'99, Newport Beach, CA, October 1999.
36. Rauchwerger, L. and Padua, D. The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization. In PLDI'95, La Jolla, CA, June 1995.
37. Saltz, J., Mirchandaney, R., and Crowley, K. Runtime parallelization and scheduling of loops. In IEEE Transaction on Computers, 40(5):603-612, May 1991.
38. Sarkar, V. The PTRAN Parallel Programming System. In Parallel Functional Programming Languages and Compilers, ACM Press Frontier Series, pages 309-391, 1991.
39. So, B., Moon, S., and Hall, M. W. Measuring the Effectiveness of Automatic Parallelization in SUIF. In ICS'98, Melbourne, Ausralia, July 1998.
40. Steffan, J. G. et al. A Scalable Approach to Thread-Level Speculation. In ISCA-27, Vancouver, BC, June 2000.
41. Steffan, J. G. et al. Improving Value Communication for Thread-Level Speculation. In HPCA-8, Cambridge, MA, February 2002.
42. Tremblay, M. MAJC: Microprocessor Architecture for Java Computing. In HotChips'99, Stanford, CA, August 1999.
43. Vijaykumar, T. N. and Sohi, G. S. Task Selection for a Multiscalar Processor. In MICRO'98, Chicago, IL, August 1998.
44. Wall, D. Limits of Instruction-Level Parallelism. DEC Western Research Lab WRL-TN-15, December 1990.
45. Zhai, A. et al. Compiler Optimization of Scalar Value Communication Between Speculative Threads. In ASPLOS-X, San Jose, CA, October, 2002.