The superthreaded processor architecture

IEEE Transactions on Computers

Volumn 48, Issue 9, 1999, Pages 881-902

  Tsai, Jenn Yuan ^a,b   Huang, Jian ^a,c   Amlo, Christoffer ^c   Lilja, David J ^a,c   Yew, Pen Chung ^a,c  

^a IEEE   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

^c University of Minnesota   (United States)

Author keywords

Compilers; Multithreading; Performance evaluation; Run time dependence checking; Speculation

Indexed keywords

CONCURRENT ENGINEERING; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS);

CONCURRENT MULTITHREADED ARCHITECTURE; MULTITHREADING; RUNTIME DEPENDENCE CHECKING; SUPERSCALAR ARCHITECTURE; SUPERTHREADED PROCESSOR;

COMPUTER ARCHITECTURE;

EID: 0033344478     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.795219     Document Type: Article

References (23)

1. D. Burger, T. Austin, and S. Bennett, "Evaluating Future Microprocessors: The Simple Scalar Tool Set," Technical Report 1342, Computer Science Dept., Univ. of Wisconsin-Madison, June 1997.
2. M. Butler, T.-Y. Yeh, Y. Patt, M. Alsup, H. Scales, and M. Shebanow, "Single Instruction Stream Parallelism Is Greater Than Two," Proc. 18th Ann. Int'l Symp. Computer Architecture, pp. 276-286, 27-30 May 1991.
3. D.-K. Chen and P.-C. Yew, "Statement Reordering for Doacross Loops," Proc. Int'al Conf. Parallel Processing, vol. II, pp. 24-28, Aug. 1994.
4. PK. Dubey, K. O'Brien, K. O'Brien, and C. Barton, "Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading," Proc. IFIP WG 10.3 Working Conf. Parallel Architectures and Compilation Techniques, PACT '95, pp. 109-121, 27-29 June 1995
5. M. Fillo, S.W. Keckler, W.J. Dally, N.P. Carter, A. Chang, Y. Gurevich, and W.S. Lee, "The M-Machine Multicomputer," Proc. 28th Int'l Symp. MicroArchitecture (MICRO), pp. 146-156, Ann Arbor, Mich., Nov. 1995.
6. M. Franklin and G.S. Sohi, "The Expandable Split Window Paradigm for Exploiting Fine-Grained Parallelism," Proc. 19th Ann. Int'l Symp. Computer Architecture, pp. 58-67, 19-21 May 1992.
7. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa, "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads," Proc. 19th Int'l Symp. Computer Architecture (ISCA), pp. 136-145, Gold Coast, Australia, May 1992.
8. J. Huang and D.J. Lilja, "An Efficient Strategy for Developing a Simulator for a Novel Concurrent Multithreaded Processor," Proc. Sixth Int'l Symp. Modeling, Analysis, and Simulation of Computer and Telecomm. Systems, pp. 185-191, 19-24 July 1998.
9. M. Johnson, Superscalar Microprocessor Design. Englewood Cliffs, N.J.: Prentice Hall, 1991.
10. M.S. Lam and R.P. Wilson, "Limits of Control Flow on Parallelism," Proc. 19th Ann. Int'l Symp. Computer Architecture, pp. 46-57, 19-21 May 1992.
11. Z. Li, J.-Y. Tsai, X. Wang, P.-C. Yew, and B. Zheng, "Compiler Techniques for Concurrent Multithreading with Hardware Speculation Support," Proc. Ninth Workshop Languages and Compilers for Parallel Computing, pp. 175-191, Aug. 1996.
12. J. Smith and S. Vajapeyam, "Trace Processors: Moving to Fourth Generation Microarchitectures," Computer, vol. 30, no. 9, pp. 68-74, Sept. 1997.
13. M.D. Smith, "Tracing with Pixie," Technical Report CSL-TR-91-497, Stanford Univ., Stanford, Calif., Nov. 1991.
14. G.S. Sohi, S.E. Breach, and T.N. Vijaykumar, "Multiscalar Processors," Proc. 22nd Ann. Int'l Symp. Computer Architecture, pp. 414-425, 22-24 June 1995.
15. G.S. Sohi and M. Franklin, "High-Bandwidth Data Memory Systems for Superscalar Processors," Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 53-62, 8-11 Apr. 1991.
16. J.-Y. Tsai, Z. Jiang, E. Ness, and P.-C. Yew, "Performance Study of a Concurrent Multithreaded Processor," Proc. Fourth Int'l Symp. High Performance Computer Architecture (HPCA-4), pp. 24-33, 31 Jan.-4 Feb. 1998.
17. J.-Y. Tsai, Z. Jiang, and P.-C. Yew, "Program Optimization for Concurrent Multithreaded Architecture," Proc. 10th Workshop Languages and Compilers for Parallel Computing, Aug. 1997.
18. J.-Y. Tsai and P.-C. Yew, "The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation," Proc. 1996 Conf. Parallel Architectures and Compilation Techniques, PACT '96, pp. 35-46, 20-23 Oct. 1996.
19. D.M. Tullsen, S.J. Eggers, and H.M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proc. 22nd Int'l Symp. Computer Architecture (ISCA), pp. 392-403, 1995.
20. D.W. Wall, "Limits of Instruction-Level Parallelism," Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 176-188, 8-11 Apr. 1991.
21. N.J. Warter, G.E. Haab, J.W. Bockhaus, and K. Subramanian, "Enhanced Modulo Scheduling for Loops with Conditional Branches," Proc. 25th Ann. Int'l Symp. Microarchitecture, pp. 170-179, 1-4 Dec. 1992.
22. M. Wolfe, High-Performance Compilers for Parallel Computing. Addison-Wesley, 1996.
23. A. Wolfe and J.P. Shen, "A Variable Instruction Stream Extension to the VLIW Architecture," Proc. Fourth Int'l Symp. Architecture Support for Programming Languages and Operating Systems, pp. 2-14, Santa Clara, Calif., Apr. 1991.