AsAP: An asynchronous array of simple processors

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 3, 2008, Pages 695-705

  Yu, Zhiyi ^a   Meeuwsen, Michael J ^a   Apperson, Ryan W ^a   Sattari, Omar ^a   Lai, Michael ^a   Webb, Jeremy W ^a   Work, Eric W ^a   Truong, Dean ^a   Mohsenin, Tinoosh ^a   Baas, Bevan M ^a  

^a University of California   (United States)

Author keywords

Array processor; Chip multi processor; Digital signal processing; DSP; GALS; Globally asynchronous locally synchronous; Many core; MIMD; Multi core

Indexed keywords

CMOS INTEGRATED CIRCUITS; IMAGE CODING; IMAGE COMPRESSION; WIRELESS LOCAL AREA NETWORKS (WLAN);

JPEG ENCODERS; WIRELESS LAN BASEBAND TRANSMITTERS;

PROGRAM PROCESSORS;

EID: 40149087224     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.916616     Document Type: Article

References (33)

1. B. M. Baas, "A parallel programmable energy-efficient architecture for computationally-intensive DSP systems," in 37th Asilomar Conf. Signals, Systems and Computers, Nov. 2003.
2. D. M. Chapiro, "Globally-asynchronous locally-synchronous systems," Ph.D. dissertation, Stanford Univ., Stanford, CA, Oct. 1984.
3. Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, T. Mohsenin, M. Singh, and B. Baas, "An asynchronous array of simple processors for DSP applications," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 428-429.
4. S. Naffziger, T. Grutkowski, and B. Stackhouse, "The implementation of a 2-core multi-threaded Itanium family processor," in IEEE ISSCC Dig. Tech. Papers. 2005, pp. 182-183, 592.
5. M. Horowitz and W. Dally, "How scaling will change processor architecture," in IEEE ISSCC Dig. Tech. Papers. 2004, pp. 132-133.
6. S. Agarwala, M. D. Ales, R. Damodaran, P. Wiley, S. Mullinnix, J. Leach, A. Lell, M. Gill, A. Rajagopal, A. Chachad, M. Agarwala, J. Apostol, M. Krishnan, D. Bui, Q. An, N. S. Nagaraj, T. Wolf, and T. T. Elappuparackal, "A 600-MHz VLIW DSP," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1532-1544, Nov. 2002.
7. J. Hart, S. Choe, L. Cheng, C. Chou, A. Dixit, K. Ho, J. Hsu, K. Lee, and J. Wu, "Implementation of a 4th-generation 1.8 GHz dual-core SPARC v9 microprocessor," in IEEE ISSCC Dig. Tech. Papers. 2005, pp. 186-187.
8. A. Bright, M. Ellavsky, A. Gara, R. Haring, G. Kopcsay, R. Lembach, J. Marcella, M. Ohmacht, and V. Salapura, "Creating the Bluegene/L supercomputer from low-power SoC AISCs," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 188-189.
9. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott, "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in Proc. Int. Symp. High-Performance Computer Architecture, 2002, pp. 29-40.
10. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 2001.
11. S. Y. Kung, "VLSI array processors," IEEE ASSP Mag., vol. 2, no. 3, pp. 4-22, Jul. 1985.
12. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, W. Lee, A. Saraf, N. Shnidman, V. Stumpen, S. Amarasinghe, and A. Agarwal, "A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 170-171.
13. S. W. Keckler, D. Burger, C. R. Moore, R. Nagarajan, K. Sankaralingam, V. Agarwal, M. S. Hrishikesh, N. Ranganathan, and P. Shivakumar, "A wire-delay scalable microprocessor architecture for high performance systems," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 168-169.
14. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in IEEE Int. Conf Design Automation, Jun. 2001, pp. 684-689.
15. J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das, "Evaluating the Imagine stream architecture." in Proc. Int. Symp. Computer Architecture, Jun. 2004, pp. 19-23.
16. T. Olsson and P. Nilsson, "A digitally controlled PLL for SOC applications," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 751-760, May 2004.
17. R. W. Apperson, Z. Yu, M. J. Meeuwsen, T. Mohsenin, and B. M. Baas, "A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 10, pp. 1125-1134, Oct. 2007.
18. A. Suga, T. Sukemura, H. Wada, H. Miyake, Y. Nakamura, Y. Takebe, K. Azegami, Y. Himura, H. Okano, T. Shiota, M. Saito, S. Wakayama, T. Ozawa, T. Satoh, A. Sakutai, T. Katayama, K. Abe, and K. Kuwano, "A 4-way VLIW embedded multimedia processor," in IEEE ISSCC Dig. Tech. Papers. 2000, pp. 240-241.
19. D. Pham, S. Asano, M. Bolliger, M. N. Day, H. P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa, "The design and implementation of a first-generation CELL processor," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 184-185.
20. R. Witek and J. Montanaro, "StrongARM: A high-performance arm processor," in Proc. IEEE Computer Society Int. Conf.: Technologies for the Information Superhighway (COMPCON), Feb. 1996, pp. 188-191.
21. "Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: High speed physical layer in the 5 GHz band," Standard for Information Technology, LAN/MAN Standard Committee of the IEEE Computer Society, New York, NY, 1999.
22. T. Lin and C. Jen, "Cascade-configurable and scalable DSP environment," in Proc. IEEE ISCAS, 2002, pp. 26-29.
23. C. Kozyrakis and D. Patterson, "Vector versus superscalar and VLIW architectures for embedded multimedia benchmarks," in Proc. IEEE/ACM MICRO, Nov. 2002, pp. 283-289.
24. M. Meeuwsen, O. Sattari, and B. Baas, "A full-rate software implementation of an IEEE 802.11 a compliant digital baseband transmitter," in Proc. IEEE Workshop on Signal Processing Systems, Oct. 2004, pp. 297-301.
25. M. F. Tariq, Y. Baltaci, T. Horseman, M. Butler, and A. Nix, "Development of an OFDM based high speed wireless LAN platform using the TI C6x DSP," in IEEE Int. Conf. Communications, Apr. 2002, pp. 522-526.
26. H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, and J. M. Rabaey, "A 1-V heterogeneous reconfigurable DSPIC for wireless baseband digital signal processing," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1697-1704, Nov. 2000.
27. H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R. R. Taylor, "PipeRench: A virtualized programmable datapath in 0.18 micron technology," in Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 63-66.
28. K. Mai, T. Paaske, and N. Jayasena et al., "Smart memories: A modular reconfigurable architecture," in Proc. Int. Symp. Computer Architecture, Jun. 2000, pp. 161-171.
29. J. Oliver, R. Rao, P. Sultana, J. Crandall, E. Czernikowski, L. W. Jones, D. Franklin, V. Akella, and F. T. Chong, "Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor," in Proc. Int. Symp. Computer Architecture. Jun. 2004.
30. D. Lattard, E. Beigne, and C. Bernard et al., "A telecom baseband circuit based on an asynchronous network-on-chip," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 258-259.
31. S. Vangal, J. Howard, and G. Ruhl et al., "An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS," in IEEE ISSCC Dig. Tech. Papers. 2007, pp. 98-99.
32. C. Whitby-Strevens, "Transputers-past, present and future," IEEE Micro, vol. 10, no. 6, pp. 16-19, Dec. 1990.
33. T. Blank, "The MasPar MP-1 architecture," in Proc. 35th IEEE Computer Society Int. Conf.: Intellectual Leverage (COMPCON Spring'90), 1990, pp. 20-24.