On the design of a photonic network-on-chip

Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip

Volumn , Issue , 2007, Pages 53-64

  Shacham, Assaf ^a   Bergman, Keren ^a   Carloni, Luca P ^a  

^a Dept of Electrical Engineering ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS FABRICATION; DEADLOCK AVOIDANCE; LOW POWER DISSIPATION; ON-CHIP COMMUNICATIONS; OPTICAL TECHNOLOGIES;

BROADBAND NETWORKS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRONIC DATA INTERCHANGE; MESSAGE PASSING; PHOTONIC CRYSTALS; ROUTING ALGORITHMS;

SILICON;

EID: 36349002874     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2007.35     Document Type: Conference Paper

References (31)

1. L. Benini and G. D. Micheli. Networks on chip: A new SoC paradigm. IEEE Computer, 49(2/3):70-71, Jan. 2002.
2. R. W. Brodersen, M. A. Horowitz, D. Marković, B. Nikolić, and V. Stojanović. Methods for true power minimization. In Intl. Conf. on Computer-Aided Design, pages 35-42, Nov. 2002.
3. L. P. Carloni and A. L. Sangiovanni-Vincentelli. Coping with latency in SoC design. IEEE Micro, 22(5):24-35, Sept./Oct. 2002.
4. X. Chen, B. G. Lee, X. Liu, B. A. Small, I.-W. Hsieh, K. Bergman, J. Richard M. Osgood, and Y. A. Vlasov. Demonstration of 300 Gbps error-free transmission of WDM data stream in silicon nanowires. In Conference on Lasers and Electro-Optics (CLEO'07), May 2007.
5. W. J. Dally and C. L. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput., 36(5):547-553, May 1987.
6. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conf., pages 684-689, June 2001.
7. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco, CA, 2004.
8. C. Gunn. CMOS photonics for high-speed interconnects. IEEE Micro, 26(2):58-66, Mar./Apr. 2006.
9. A. Gupta, S. P. Levitan, L. Selavo, and D. M. Chiarulli. High-speed optoelectronics receivers in SiGe. In 17th Intl. Conf. on VLSI Design, pages 957-960, Jan. 2004.
10. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist. Network on chip: An architecture for billion transistor era. In 18th IEEE NorChip Conference, Nov. 2000.
11. S. Heo and K. Asanović. Replacing global wires with an on-chip network: a power analysis. In Intl. Symp. on Low Power Elect, and Design (ISLPED 2005), pages 369-374, Aug. 2005.
12. R. Ho. Wire scaling and trends. a presentation at MTO DARPA meeting, Aug. 2006.
13. R. Ho, K. W. Mai, and M. A. Horowitz. The future of wires. Proc. IEEE, 89(4):490-504, Apr. 2001.
14. M. A. Horowitz, E. Alon, D. Paul, S. Naffziger, R. Kumar, and K. Bernstein. Scaling, power, and the future of CMOS. In IEEE Intl. Electron Devices Meeting, Dec. 2005.
15. I.-W. Hsieh, X. Chen, J. I. Dadap, N. C. Panoiu, J. Richard M. Osgood, S. J. McNab, and Y. A. Vlasov. Ultrafast-pulse self-phase modulation and third-order dispersion in si photonic wire-waveguides. Optics Express, 14(25):12380-12387, Dec. 2006.
16. L. A. Johansson, Z. Hu, D. J. Blumenthal, L. A. Coldren, Y A. Akulova, and G. A. Fish. 40-GHz dual-mode-locked widely tunable sampled-grating DBR laser. IEEE Photon. Technol. Lett., 17(2):285-287, Feb. 2005.
17. S. Kawanishi, H. Takara, K. Uchiyama, I. Shake, and K. Mori. 3 Tbit/s (160 Gbit/s×19 channel) optical TDM and WDM transmission experiment. Electronic Letters, 35(10):826-827, 13 May 1999.
18. M. Kistler, M. Perrone, and F. Petrini. Cell multiprocessor communication network: Built for speed. IEEE Micro, 26(3):10-23, May/June 2006.
19. R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in multi-core architectures: Understanding mechanism, overheads, scaling. In ISCA '05: 32nd annual international symposium on Computer architecture, June 2005.
20. B. G. Lee, B. A. Small, Q. Xu, M. Lipson, and K. Bergman. Demonstrated 4×4 Gbps silicon photonic integrated parallel electronic to WDM interface. In Optical Fiber Communications Conf. (OFC), Mar. 2007.
21. L. Liao, D. Samara-Rubio, M. Morse, A. Liu, D. Hodge, D. Rubin, U. D. Keil, and T. Franck. High speed silicon mach-zehnder modulator. Optics Express, 13(8):3129-3135, 18 Apr. 2005.
22. T. Mudge. Power: A first-class architectural design constraint. IEEE Computer, 34(4):52-58, 2001.
23. OMNeT++ discrete event simulation system. available online at http://www.omnetpp.org/.
24. T. M. Pinkston and J. Shin. Trends toward on-chip networked microsystems. Intl. J. High Performance Computing and Networking, 3(1):3-18, 2001.
25. R. Ramaswami and K. N. Sivarajan. Optical Networks: A Practical Perspective. Morgan Kaufmann, San Francisco, CA, second edition, 2002.
26. A. Snacham and K. Bergman. Building ultra low latency interconnection networks using photonic integration. IEEE Micro, Mar./Apr. 2007. to be published.
27. 2 Conference, pages 12-21, Oct. 2006.
28. F. Xia, L. Sekaric, and Y. A. Vlasov. Ultracompact optical buffers on a silicon chip. Nature Photonics, 1:65-71, Jan. 2007.
29. Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson. 12.5 Gbit/s carrier-injection-based silicon microring silicon modulators. Optics Express, 15(2):430-436, 22 Jan. 2007.
30. Q. Xu, B. Schmidt, S. Pradhan, and M. Lipson. Micrometre-scale silicon electro-optic modulator. Nature, 435:325-327, 19 May 2005.
31. Q. Xu, B. Schmidt, J. Shakya, and M. Lipson. Cascaded silicon micro-ring modulators for WDM optical interconnection. Optics Express, 14(20):9430-9435, 02 Oct. 2006.