Building ultralow-latency interconnection networks using photonic integration

IEEE Micro

Volumn 27, Issue 4, 2007, Pages 6-20

  Shacham, Assaf ^a,b   Bergman, Keren ^c  

^a Department of Electrical Engineering ^*  (United States)

^b Aprius Inc   (United States)

^c Och Spine at New York Presbyterian Hospitals   (United States)

Author keywords

I O and data communication; Interconnections; Multiple data stream architectures; Processor architectures

Indexed keywords

MULTIPLE DATA STREAM ARCHITECTURES; OPTICAL BUFFERING; PHOTONIC INTEGRATION; ULTRALOW-LATENCY INTERCONNECTION NETWORKS;

COMPUTER SYSTEM RECOVERY; DATA COMMUNICATION SYSTEMS; INPUT OUTPUT PROGRAMS; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS; PROGRAM PROCESSORS;

PHOTONICS;

EID: 35348960422     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2007.64     Document Type: Article

References (17)

1. J. Protic, M. Tomasevic, and V. Milutinovic, "Distributed Shared Memory: Concepts and Systems," IEEE Parallel & Distributed Technology, vol. 4, no. 2, Summer 1996, pp. 63-79.
2. D. Dai and D.K. Panda, "How Can We Design Better Networks for DSM Systems?" Proc. 2nd Int'l Workshop Parallel Computer Routing and Comm. (PCRCW 97) LNCS 1417, Springer 1998, pp. 171-184.
3. J.P.G. Sterbenz and J.D. Touch, High-Speed Networking: A Systematic Approach to High-Bandwidth Low-Latency Communication, Wiley & Sons, 2001.
4. W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004.
5. D.A.B. Miller, "Rationale and Challenges for Optical Interconnects to Electronic Chips," Proc. IEEE, vol. 88, no. 6, June 2000, pp. 728-748.
6. R. Luijten et al., "Viable Opto-Electronic HPC Interconnect Fabrics," Proc. ACM/IEEE Supercomputing Conf. (SC 05), IEEE Press, 2005, p. 18.
7. A.K. Kodi and A. Louri, "Design of a High-Speed Optical Interconnect for Scalable Shared-Memory Multiprocessors," IEEE Micro, vol. 25, no. 1, Jan.-Feb. 2005, pp. 41-49.
8. A. Shacham et al., "A Fully Implemented 12×12 Data Vortex Optical Packet Switching Interconnection Network," J. Lightwave Technology vol. 23, no. 10, Oct. 2005, pp. 3066-3075.
9. R. Nagarajan et al., "Large-Scale Photonic Integrated Circuits," IEEE J. Selected Topics Quantum Electronics, vol. 11, no. 1, Jan.-Feb. 2005, pp. 50-65.
10. C. Gunn, "CMOS Photonics for High-Speed Interconnects," IEEE Micro vol. 26, no. 2, Mar.-Apr. 2006, pp. 58-66.
11. B.A. Small, T. Kato, and K. Bergman, "Dynamic Power Considerations in a Complete 12×12 Optical Packet Switching Fabric," IEEE Photonic Technology Letters, vol. 17, no. 11, Nov. 2005, pp. 2472-2474.
12. A. Shacham, B.G. Lee, and K. Bergman, "A Scalable, Self-Routed, Terabit Capacity, Photonic Interconnection Network," Proc. 13th Ann. IEEE Symp. High-Performance Interconnects (HOTI 05), IEEE CS Press, 2005, pp. 147-150.
13. A. Shacham, B.G. Lee, and K. Bergman, "A Wideband, Non-Blocking, 2×2 Switching Node for a SPINet Network," IEEE Photonic Technology Letters, vol. 17, no. 12, Dec. 2005, pp. 2742-2744.
14. A. Pattavina, Switching Theory - Architecture and Performance in Broadband ATM Networks, Wiley & Sons, 1998.
15. A. Shacham and K. Bergman, "Utilizing Path Diversity in Optical Packet Switched Interconnection Networks," Proc. Optical Fiber Comm. Conf. (OFC 2006), CD-ROM, IEEE Press, 2006.
16. D.S. Meliksetian and C.Y.R. Chen, "A Markov-Modulated Bernoulli Process Approximation for the Analysis of Banyan Networks," Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems (SIGMETRICS 93), ACM Press, 1993, pp. 183-194.
17. K.A. Williams et al., "Integrated Optical 2×2 Switch for Wavelength Multiplexed Interconnects," IEEE J. Selected Topics Quantum Electronics, vol. 11, no. 1, Jan.-Feb. 2005, pp. 78-85.