Comparative analysis of conventional and statistical design techniques

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 238-243

  Burns, Steven M ^a   Ketkar, Mahesh ^a   Menezes, Noel ^a   Bowman, Keith A ^b   Tschanz, James W ^b   De, Vivek ^b  

^a INTEL CORPORATION   (United States)

^b INTEL RESEARCH   (United States)

Author keywords

Leakage; Statistical optimization; Timing guardbands

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; LOGIC DESIGN; OPTIMIZATION; RANDOM PROCESSES;

STATISTICAL OPTIMIZATION; STATISTICAL TIMING ANALYSIS; TIMING GUARDBANDS;

MICROPROCESSOR CHIPS;

EID: 34547322044     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375160     Document Type: Conference Paper

References (18)

1. Y. Abulafia and A. Kornfeld. Estimation of FMAX and ISB in microprocessors. IEEE Trans. VLSI Syst., pages 1205-1209, Oct. 2005.
2. A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov. Circuit optimization using statistical static timing analysis. In DAC, pages 321-324, 2005.
3. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In DAC, pages 338-342, June 2003.
4. K. A. Bowman, S. G. Duvall, and J. D. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits, pages 183-190, Nov. 2002.
5. K. A. Bowman, S. B. Samaan, and N. Z. Hakim. Maximum clock frequency distribution model with practical VLSI design considerations. In IEEE ICICDT, pages 183-191, May 2004.
6. S. Choi, B. Paul, and K. Roy. Novel sizing algorithm for yield improvement under process variation in nanometer technology. In DAC, pages 454-459, June 2004.
7. S. G. Duvall. Statistical circuit modeling and optimization. In 5th Intl. Workshop on Statistical Metrology, pages 56-63, June 2000.
8. M. Mani, A. Devgan, and M. Orshansky. An efficient algorithm for statistical minimization of total power under timing yield constraints. In DAC, pages 309-314, 2005.
9. H. Masuda, S. Ohkawa, A. Kurokawa, and M. Aoki. Challenge: Variability characterization and modeling for 65- to 90-nm processes. In IEEE CICC, pages 593-600, Sept. 2005.
10. F. Najm and N. Menezes. Statistical timing analysis based on a timing yield model. In DAC, pages 460-465, June 2004.
11. S. Nassif, A. Strojwas, and S. Director. A methodology for worst-case analysis of integrated circuits. IEEE Trans. Computer-Aided Design, pages 104-113, Jan. 1986.
12. S. B. Samaan. The impact of device parameter variations on the frequency and performance of microprocessor circuits. In IEEE ISSCC Microprocessor Circuit Design Forum: Managing Variability on Sub-100nm Designs, Feb. 2004.
13. J. Singh, V. Nookala, Z. Luo, and S. Sapatnekar. Robust gate sizing by geometric programming. In DAC, pages 315-320, 2005.
14. A. Srivastava and D. Sylvester. A general framework for probabilistic low-power design space exploration considering process variation. In ICCAD, pages 808-813, Nov. 2004.
15. A. Srivastava, D. Sylvester, and D. Blaauw. Statistical optimization of leakage power considering process variations using dual-vth and sizing. In DAC, pages 773-778, June 2004.
16. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. SolidState Circuits, pages 1396-1402, Nov. 2002.
17. J. Tschanz, S. Narendra, R. Nair, and V. De. Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. IEEE J. Solid-State Circuits, pages 826-829, May 2003.
18. V. Zyuban and P. Strenski. Balancing hardware intensity in microprocessor pipelines. IBM J. Res. and Dev., pages 585-598, Sept/Nov 2003.