Analog VLSI Design Constraints of Programmable Cellular Neural Networks

Analog Integrated Circuits and Signal Processing

Volumn 15, Issue 3, 1998, Pages 251-262

  Kinget, Peter ^a,b,c   Steyaert, Michiel ^a,d,e  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b LUCENT TECHNOLOGIES   (United States)

^c FUND FOR SCIENTIFIC RESEARCH   (Belgium)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e RESEARCH FOUNDATION FLANDERS FWO   (Belgium)

Author keywords

Analog circuit design; Analog signal processing; Analog VLSI; Cellular neural networks; MOS circuit design; Transistor mismatch

Indexed keywords

INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; PARALLEL PROCESSING SYSTEMS; SIGNAL PROCESSING; TRANSISTORS; VLSI CIRCUITS;

ANALOG SIGNAL PROCESSING; TRANSISTOR MISMATCH;

CELLULAR NEURAL NETWORKS;

EID: 0032023757     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008210128686     Document Type: Article

References (16)

1. L. O. Chua and L. Yang, "Cellular neural networks: Theory." IEEE Transactions on Circuits and Systems 35(10), pp. 1257-1272, 1988.
2. T. Roska and L. O. Chua, "The CNN universal machine: an analogic array computer." IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing 40(3), pp. 163-173, March 1993.
3. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors." IEEE Journal of Solid-State Circuits 24(5), pp. 1433-1439, 1989.
4. J. Bastos, M. Steyaert, R. Roovers, P. Kinget, W. Sansen, B. Graindourze, N. Pergoot, and E. Janssens, "Mismatch characterisation of small size MOS transistors," in Proceedings of the IEEE International Conference on Microelectronic Test Structures, March 1995, pp. 271-276.
5. B. E. Shi, S. Wendsche, T. Roska, and L. O. Chua, "Random variations in CNN templates: Theoretical models and empirical studies," in Proceedings International Workshop on Cellular Neural Networks and their Applications (CNNA), December 1994, pp. 27-32.
6. P. Kinget and M. Steyaert, "Evaluation of CNN template robustness towards VLSI implementation," in Proceedings International Workshop on Cellular Neural Networks and their Applications (CNNA), December 1994, pp. 381-386.
7. P. Kinget and M. Steyaert, "Evaluation of CNN template robustness towards VLSI implementation." International Journal of Circuit Theory and Applications 24, pp. 111-120, Jan. 1996.
8. P. Kinget and M. Steyaert, Analog VLSI integration of massive parallel signal processing systems, Kluwer Academic Publisher: Norwell, MA, ISBN 0-7923-9823-8, 1997.
9. T. Roska and L. Kek (Editors), "Analogic CNN program library," Analogical and Neural Computing Laboratory, Computer and Automation Institute of the Hungarian Academy of Sciences, Budapest, Hungary, Tech. Rep. DNS-5-1994, June 1994.
10. P. Kinget and M. Steyaert, "A programmable analog cellular neural network CMOS chip for high speed image processing." IEEE Journal of Solid-State Circuits 30(3), pp. 235-243, March 1995.
11. T. Roska and L. O. Chua, "Cellular neural networks with non-linear and delay-type template elements and non-uniform grids." International Journal of Circuit Theory and Applications 20, pp. 469-481, 1992.
12. K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, 1994.
13. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits," in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), May 1996, pp. 333-336.
14. E. A. Vittoz, "Future of analog in the VLSI environment," in Proceedings ISCAS, May 1990, pp. 1372-1375.
15. P. Kinget and M. Steyaert, "An analog parallel array processor for real-time sensor signal processing," in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC), Feb. 1996, pp. 92-93.
16. P. Kinget and M. Steyaert, "Input/output hardware strategies for cellular neural networks," in Proceedings of IEEE International Conference on Neural Networks (Orlando), July 1994, pp. 1899-1902.