Area and search space control for technology mapping

Proceedings-Design Automation Conference

Volumn , Issue , 2000, Pages 86-91

  Jongeneel, Dirk Jan ^a   Otten, Ralph ^a,d   Watanabe, Yosinori ^b   Brayton, Robert K ^c  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; DATA STRUCTURES; GRAPH THEORY; HEURISTIC METHODS; OPTIMIZATION; PARETO PRINCIPLE; SET THEORY;

AREA DELAY TRADE OFF CURVE; TECHNOLOGY MAPPING;

LOGIC DESIGN;

EID: 0033685282     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855283     Document Type: Article

References (12)

1. K. Keutzer D. Richards Computational complexity of logic synthesis and optimization Proceedings of International Workshop on Logic Synthesis Proceedings of International Workshop on Logic Synthesis 1989-May
2. K. Keutzer Technology binding and local optimization by dag mapping Proceedings of the 24th ACM/IEEE Design Automation Conference 341 347 Proceedings of the 24th ACM/IEEE Design Automation Conference 1987-June
3. J. Bruno R. Sethi Code generation for a one-register machine Journal of the Association for Computing Machinery 502 520 July 1976
4. C. M. Hoffman M. J. O'Donnell Pattern Matching in Trees Journal of the Association for Computing Machinery 68 95 January 1982
5. J. Grodstein E. Lehman H. Harkness B. Grundmann Y. Watanabe A delay model for logic synthesis of continuously-sized networks ICCAD ICCAD 1995-Nov.
6. E. Lehman Y. Watanabe J. Grodstein H. Harkness Logic Decomposition during Technology Mapping IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 813 833 August 1997
7. Y. Kukimoto R. K. Brayton P. Sawkar Delay-optimal technology mapping by dag covering DAC DAC 1998-June
8. K. Chaudhary M. Pedram A nearly optimal algorithm for Technology Mapping minimizing Area under Delay Constraints Proceedings of 29th Design Automation Conference 491 498 Proceedings of 29th Design Automation Conference 1992-June
9. I. Sutherland R. Sproull Advanced Research in VLSI 1991 UC Santa Cruz The theory of logical effort: designing for speed on the back of an envelope
10. M. Iyer L. Stok A. Sullivan Wavefront technology mapping International Workshop on Logic Synthesis International Workshop on Logic Synthesis 1998
11. H. J. Touati C. W. Moon R. K. Brayton A. Wang Performance-oriented technology mapping Proceedings of the 6th MIT conference:Advanced Research in VLSI 79 97 Proceedings of the 6th MIT conference:Advanced Research in VLSI 1990
12. R.H.J.M. Otten R. K. Brayton Planning for performance DAC DAC 1998-June