Pessimism reduction in crosstalk noise aware STA

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 954-961

  Becer, M ^a   Zolotov, V ^b   Panda, R ^c   Grinshpon, A ^c   Algor, I ^c   Levy, R ^c   Oh, C ^d  

^a CLK Design Automation   (United States)

^b IBM   (United States)

^c FREESCALE SEMICONDUCTOR INC   (United States)

^d Nascentric   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; ITERATIVE METHODS; NOISE ABATEMENT; PROBLEM SOLVING; SIGNAL PROCESSING;

CROSSTALK NOISE AWARENESS; HIGH PERFORMANCE CIRCUITS; SIGNAL INTEGRITY; STATIC TIMING ANALYSIS (STA);

CROSSTALK;

EID: 33751394674     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560199     Document Type: Conference Paper

References (21)

1. A. Glebov, S. Gavrilov, D. Blaauw, V. Zolotov, R. Panda, and C. Oh False-noise analysis usng resolution method. In Proceedings of ISQED-02, pages 437-442, March 2002.
2. D. Chai, A. Kondratyev, Y. Ran, K. H. Tseng, Y. Watanabe, and M. M. Sadowska. Temporofunctional crosstalk noise analysis. In Proceedings of DAC-03 Design Automation Conference, pages 860-863, June 2003.
3. A. Glebov, S. Gavrilov, R. Soloviev, V. Zolotov, M. Becer, C. Oh, and R. Panda Delay noise pessimism reduction by logic correlations In Proceedings of ICCAD-04 Intl. Conference on Computer Aided Design, pages 160-167, November 2004.
4. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, C. Oh, B. Orshav, S. Sirichotiyakul, and V. Zolotov ClariNet: A noise analysis tool for deep submicron design In Proceedings of DAC-00 Design Automation Conference, pages 233-238, June 2000.
5. P. Chen and K. Keutzer. Towards true crosstalk noise analysis. In Proceedings of ICCAD-99 Intl. Conference on Computer Aided Design, pages 132-137, November 1999.
6. P. Chen, Y. Kukimoto, and K. Keutzer. Refining switching window by time slots for crosstalk noise calculation. In Proceedings of ICCAD-02 Intl. Conference on Computer Aided Design, pages 583-586, November 2002.
7. R. Arunachalam, K. Rajagopal, and L. T. Pileggi. Taco: Timing analysis with coupling. In Proceedings of the IEEE International Conference on Computer-Aided Design. ICCAD-98, pages 1-8, 1998.
8. H. Zhou, N. Shenoy, and W. Nicholls. Timing analysis with crosstalk as fixpoints on complete lattice. In Proceedings of Design Automation Conference DAC, pages 714-719, June 2001.
9. B. Thudi, and D. Blaauw. Non-iterative switching window computation for delay noise. In Proceedings of DAC-03 Design Automation Conference, pages 390-395, June 2003.
10. P. Chen, and K. Keutzer. Miller factor for gate level coupling delay calculation. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-00, pages 68-74, 2000.
11. L. H. Chen, and M. Marek-Sadowska. Aggressor Alignment for worst-case crosstalk noise. In IEEE Transactions on Computer-Aided Design, Vol.20, pages 612-621, May 2001.
12. S.S. Sapatnekar. A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing. In IEEE Transactions on Computer-Aided Design, Vol.19, pages 550-559, May 2000.
13. A. B. Kahng, S. Muddu, and E. Sarto. On switch factor based analysis of coupled RC interconnects. In Proceedings of DAC-00 Design Automation Conference, pages 79-84, June 2000.
14. P. Chen, Y. Kokimoto, C. Teng, and K. Keutzer. On the convergence of switching window computation in presence of noise. In Proceedings of International Symopsium on Physical Design ISPD-02, pages 84-89, 2002.
15. S. S. Sapatnekar. On the chicken-and-egg problem of crossalk on delay in integrated circuits. In Proceedings of IEEE 8th Topical Meeting on Electrical Performance of Electronic Package, pages 245-248, 1999
16. P. Chen, D. A. Kirkpatrick, and K. Kuetzer. Switching window computation for static timing analysis in presence of crosstalk noise. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-00, pages 331-337, 2000.
17. T. Xiao, et.al. Efficient static timing analysis in presence of crosstalk. In Proceedings of IEEE International ASIC/SOC Conference, pages 335-339, 2000
18. K. L. Shepard, et.al. Global Harmony: Coupled noise analysis for full-chip RC interconnect networks. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-97, pages 139-146, 1997.
19. P. D. Gross, et.al. Determination of worst-case aggressor alignment for delay calculation. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-98, pages 212-219, 1998.
20. T. Xiao, and M. Marek-Sadowska. Worst delay estimation in crosstalk aware static timing analysis. In Proceedings of IEEE ICCD, pages 115-120, 2000
21. J. M. Wang, O. Hafiz, and P. Chen A non-iterative model for switching window computation with crosstalk noise. In Proceedings of ASP-DAC, pages 846-851, 2004