Switching window computation for static timing analysis in presence of crosstalk noise

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 331-337

  Kirkpatrick, Desmond A ^b   Keutzer, Kurt ^a   Chen, Pinhong ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSTALK; SCHEDULING ALGORITHMS; ALGORITHMS; COMBINATORIAL CIRCUITS; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; INTEGRATED CIRCUIT LAYOUT; PIECEWISE LINEAR TECHNIQUES; SPURIOUS SIGNAL NOISE; SWITCHING CIRCUITS; WAVEFORM ANALYSIS;

CROSSTALK EFFECT; CROSSTALK NOISE; STATIC TIMING ANALYSIS; SWITCHING WINDOW; TIMING ANALYSIS; VERY DEEP SUB MICRONS;

COMPUTER AIDED DESIGN;

CROSSTALK NOISE; MULTIPLE AGGRESSORS ALIGNMENT; STATIC TIMING ANALYSIS; SWITCHING WINDOWS; VERY DEEP SUBMICRON DESIGN;

EID: 84949777577     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896494     Document Type: Conference Paper

References (15)

1. G. Yee, R. Chandra, V. Ganesan, and C. Sechen. "Wire Delay in the Presence of Crosstalk". In IEEE/ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pages 170-175, 1997.
2. P. D. Gross, R. Arunachalam K. Rajagopal, and L. T. Pi- leggi. "Determination of Worst-Case Aggressor Alignment for Delay Calculation". In Proc. of International Conferences on Computer Aided Design, pages 212219, Nov. 1998.
3. T. Sasao(ed). "Logic Synthesis and Optimization, Ch.8: Delay Models and Exact Timing Analysis ". Kluwer Academic Publishers, 1993.
4. S. Devadas, K. Keutzer, S. Malik, and A. Wang. "Certified Timing Verification and the Transition Delay of a Logic Circuit". IEEE Trans, on Very Large Scale Integration Systems, 2:333-342, Sep. 1994.
5. S. Devadas, K. Keutzer, and S. Malik. "Computation of floating mode delay in combinational networks: Theory and algorithms". IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 12:1913-1923, Dec. 1993.
6. K. L. Shepard. "Design Methodologies for Noise in Digital Integrated Circuits". In Design Automation Conference, pages 94-99, 1998.
7. D. A. Kirkpatrick. "The Implication of Deep Sub-micron Technology on the Design of High Performance Digital VLSI System". PhD thesis, CAD Group Ph.D. Dissertation, U.C. Berkeley, 1997.
8. P. Chen and K. Keutzer. "Towards True Crosstalk Noise Analysis". In Proc. of International Conferences on Computer Aided Design, pages 132-137, Nov. 1999.
9. A. B. Kahng, S. Muddu, and E. Sarto. "On Switch Factor Based Analysis of Coupled RC Interconnects". In Design Automation Conference, pages 79-84, 2000.
10. P. Chen, D. A. Kirkpatrick, and K. Keutzer. "Miller Factor for Gate-Level Coupling Delay Calculation". In Proc. of International Conferences on Computer Aided Design, 2000.
11. B. Franzini, C. Forzan, D. Pandini, P. Scandolara, and A. D. Fabbro. "Crosstalk Aware Static Timing Analy- sis:a Two Step Approach". In IEEE of 1st International Symposium on Quality Electronic Design, pages 499503, Mar. 2000.
12. P. F. Tehrani, S. W. Chyou, and U. Ekambaram. "Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk". In IEEE of 1st International Symposium on Quality Electronic Design, pages 505-512, Mar. 2000.
13. R. Arunachalam, K. Rajagopal, and L. T. Pileggi. "TACO: Timing Analysis With COpling". In Design Automation Conference, pages 266-269, 2000.
14. J. Qian, S. Pullela, and L. T. Pillage. "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS gates". IEEE Trans, on Computer-Aided Design of Inte-grated Circuits and Systems, 13:1526-1535, Dec. 1994.
15. K. L. Shepard, V. Narayanan, P.C. Elmendor, and Gutuan Zheng. "Global Harmony: Coupled Noise Analysis for Full-Chip RC Interconnect Network". In Proc. of International Conference on Computer Aided Design, pages 139-146, 1997.