On convergence of switching windows computation in presence of crosstalk noise

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2002, Pages 84-89

  Chen, Pinhong ^a   Kukimoto, Yuji ^a   Teng, Chin Chi ^a   Keutzer, Kurt ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms; Theory; Verification

Indexed keywords

CAPACITANCE; COMPUTATIONAL COMPLEXITY; ITERATIVE METHODS; SPURIOUS SIGNAL NOISE;

CROSSTALK NOISE;

CROSSTALK;

EID: 0036375951     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505408.505410     Document Type: Conference Paper

References (18)

1. Clarinet: A noise analysis tool for deep submicron design
2. Interconnect and noise immunity design for pentium 4 processor
3. On the chicken-and-egg problem of determining the effect of crosstalk on delay in integrated circuits
4. Crosstalk aware static timing analysis: A two step approach
5. Deep sub-micron static timing analysis in presence of crosstalk
6. TACO: Timing analysis with coupling
7. Switching window computation for static timing analysis in presence of crosstalk noise
8. Efficient static timing analysis in presence of crosstalk
9. Timing analysis with crosstalk as fixpoints on complete lattice
10. Determination of worst-case aggressor alignment for delay calculation
11. A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing
12. On switch factor based analysis of coupled RC interconnects
13. Miller factor for gate-level coupling delay calculation
14. Global harmony: Coupled noise analysis for full-chip RC interconnect networks
15. Worst delay estimation in crosstalk aware static timing analysis
16. Aggressor alignment for worst-case crosstalk noise
17. Computation of floating mode delay in combinational networks: Theory and algorithms