Aggressor alignment for worst-case crosstalk noise

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 5, 2001, Pages 612-621

  Chen, Lauren Hui ^a,b   Marek Sadowska, Malgorzata ^a,b  

^a IEEE   (United States)

^b University of California   (United States)

Author keywords

Aggressor alignment; Crosstalk noise; Interconnect coupling; Noise propagation; Signal integrity; Timing window

Indexed keywords

SIGNAL ALIGNMENT;

ALGORITHMS; MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE;

CROSSTALK;

EID: 0035333780     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.920689     Document Type: Article

References (16)

1. Interconnect and circuit analysis
2. Modeling crosstalk noise propagation through an inverter
3. Capturing input switching dependency in crosstalk noise modeling
4. Toward true crosstalk noise analysis
5. Analytic models for crosstalk delay and pulse analysis under nonideal inputs
6. Fault modeling and simulation for crosstalk in system-on-chip interconnects
7. Calculating worst-case gate delays due to dominant capacitance coupling
8. Efficient coupled noise estimation for on-chip interconnects
9. Determination of worst-case aggressor alignment for delay calculation
10. Noise and delay uncertainty studies for coupled RC interconnects
11. Harmony: Static noise analysis of deep submicron digital integrated circuits
12. Validation and test generation for oscillatory noise in VLSI interconnects
13. Crosstalk in VLSI interconnections
14. Efficient delay calculation in presence of crosstalk