False-noise analysis using resolution method

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 437-442

  Glebov, A ^a   Gavrilov, S ^a   Blaauw, D ^b   Zolotov, V ^c   Panda, R ^c   Oh, C ^c  

^a Microstyle   (Russian Federation)

^b UNIVERSITY OF MICHIGAN   (United States)

^c MOTOROLA INC   (United States)

Author keywords

Boolean functions; Character generation; Circuit noise; Circuit testing; Data structures; Digital circuits; Logic circuits; Signal generators; Signal resolution; Switches

Indexed keywords

BOOLEAN FUNCTIONS; COUPLED CIRCUITS; DATA STRUCTURES; DIGITAL CIRCUITS; HEURISTIC METHODS; INTEGRATED CIRCUITS; NOISE GENERATORS; SIGNAL GENERATORS; SWITCHES;

CHARACTER GENERATION; CIRCUIT NOISE; CIRCUIT TESTING; INDUSTRIAL CIRCUITS; LOGIC CORRELATION; RESOLUTION METHODS; SIGNAL RESOLUTION; WORST-CASE NOISE;

LOGIC CIRCUITS;

EID: 16444364550     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2002.996785     Document Type: Conference Paper

References (16)

1. R.Levy, et.al. "ClariNet: A noise analysis tool for deep submicron design", DAC-2000, pp.233-238.
2. P.Chen, K.Keutzer. "Towards True Crosstalk Noise Analysis", ICCAD-99, pp.132-137.
3. D.A.Kirkpatrick, A.L.Sangiovanni-Vincentelli. "Digital Sensitivity: Predicting Signal Interaction using Functional Analysis", ICCAD-96, pp.536-541.
4. F.M.Brown. "Boolean reasoning", Kluwer Academic Publishers, 1990.
5. G.Hachtel, R.Jacoby, P.Moceyunas, C.Morrison. "Performance Enhancements in BOLD using Implications", ICCAD-88, pp.94-97.
6. W.Kunz, P.R.Menon. "Multi-Level Logic Optimization by Implication Analysis", ICCAD-94, pp.6-13.
7. R.I.Bahar, et.al. "Symbolic Computation of Logic Implications for Technology-Dependent Low-Power Synthesis", ISPLED-96.
8. W.Long, Y.L.Wu, J.Bian. "IBAW: An Implication-Tree Based Alternative-Wiring Logic Transformation Algorithm", ASPDAC-2000, pp.415-422.
9. S.Bobba, I.N.Hajj. "Estimation of maximum current envelope for power bus analysis and design", Int. Symp. on Phys. Des., 1998.
10. A.Wroblewski, C.V.Schimpfle, J.A.Nossek. "Automated Transistor Sizing Algorithm for Minimizing Spurious Switching Activities in CMOS Circuits", ISCAS-2000, pp.291-294.
11. Shepard K.L. "Design methodologies for noise in digital integrated circuits", Proc., DAC, 1998, pp. 94-99.
12. A.Rubio, N.Itazaki, X.Xu and K.Kinoshita, "An Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits", IEEE Trans. on CAD, Vol.13, No.3, 1997.
13. A.Glebov, S.Gavrilov, D.Blaauw, S. Sirichotiyakul, C.Oh, V.Zolotov. "False Noise Analysis using Logic Implications", ICCAD 2001, Nov. 2001, pp. 515-521.
14. R.E.Bryant. "Graph-Based Algorithms for Boolean Function Manipulation", IEEE Trans. on Computers, 1986, v.35, pp.677-691.
15. F.Brglez, H.Fujiwara. "A Neutral List of 10 Combinational Benchmark Circuits", Proc. IEEE ISCAS, IEEE Press, Pscataway, N.Y., 1985, pp.695-698.
16. J.A.Robinson "A Machine-Oriented Logic Based on the Resolution Principle", Journal of the ACM, 12(1): 23-41, 1965.