Power efficient resource scaling in partitioned architectures through dynamic heterogeneity

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 100-111

  Muralimanohar, Naveen ^a   Ramani, Karthik ^a   Balasubramonian, Rajeev ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Dynamic frequency scaling; Energy delay 2; Partitioned (clustered) architectures; Temperature

Indexed keywords

DYNAMIC FREQUENCY SCALING; PARTITIONED (CLUSTERED) ARCHITECTURES; RESOURCE SCALING; THERMAL EMERGENCIES;

COMPUTER ARCHITECTURE; DYNAMIC PROGRAMMING; FREQUENCIES; PROGRAM PROCESSORS; THERMAL EFFECTS;

RESOURCE ALLOCATION;

EID: 33750809429     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (46)

1. A. Abdollahi, F. Fallah, and M. Pedram. An Effective Power Mode Transition Technique in MTCMOS Circuits. In Proceedings of DAC-42, 2005.
2. A. Aggarwal and M. Franklin. An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors. In Proceedings of ISPASS, 2001.
3. S. I. Association. International Technology Roadmap for Semiconductors 2001. http://public.itrs.net/Files/2001ITRS/Home.htm.
4. R. I. Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. In Proceedings of ISCA-28, pages 218-229, July 2001.
5. R. Balasubramonian. Cluster Prefetch: Tolerating On-Chip Wire Delays in Clustered Microarchitectures. In Proceedings of ICS-18, June 2004.
6. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors. In Proceedings of ISCA-30, pages 275-286, June 2003.
7. A. Baniasadi and A. Moshovos. Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors. In Proceedings of MICRO-33, pages 337-347, December 2000.
8. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal. Maps: A Compiler-Managed Memory System for Raw Machines. In Proceedings of ISCA-26, May 1999.
9. D. Brooks, P. Bose, S. Schuster, H. Jacobson, P. Kudva, A. Buyuktosunoglu, J. Wellman, V. Zyuban, M. Gupta, and P. Cook. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro, November/December 2000.
10. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Frame-work for Architectural-Level Power Analysis and Optimizations. In Proceedings of ISCA-27, pages 83-94, June 2000.
11. D. Burger and T. Austin. The Simplescalar Toolset, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.
12. R. Canal, J. M. Parcerisa, and A. Gonzalez. Dynamic Cluster Assignment Mechanisms. In Proceedings of HPCA-6, pages 132-142, January 2000.
13. R. Canal, J. M. Parcerisa, and A. Gonzalez. Dynamic Code Partitioning for Clustered Architectures. International Journal of Parallel Programming, 29(1):59-79, 2001.
14. P. Chaparro, J. Gonzalez, and A. Gonzalez. Thermal-effective Clustered Micro-architectures. In Proceedings of the 1st Workshop on Temperature Aware Computer Systems, held in conjunction with ISCA-31, June 2004.
15. L. Chen, D. Albonesi, and S. Drophso. Dynamically Matching ILP Characteristics Via a Heterogeneous Clustered Microarchitecture. In IBM Watson Conference on the Interaction between Architecture, Circuits and Compilers, pages 136-143, October 2004.
16. B. Childers, H. Tang, and R. Melhem. Adapting Processor Supply Voltage to Instruction Level Parallelism. In Proceedings of the Kool Chips Workshop, in conjunction with MICRO-33, December 2000.
17. L. Clark. Circuit Design of XScale Microprocessors. In Symposium on VLSI Circuits (Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits), June 2001.
18. J. Collins and D. Tullsen. Clustered Multithreaded Architectures - Pursuing Both IPC and Cycle Time. In Proceedings of the 18th IPDPS, April 2004.
19. A. Dhodapkar and J. E. Smith. Managing Multi-Configurable Hardware via Dynamic Working Set Analysis. In Proceedings of ISCA-29, pages 233-244, May 2002.
20. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. The Multicluster Architecture: Reducing Cycle Time through Partitioning. In Proceedings of MICRO-30, pages 149-159, December 1997.
21. M. Fleischmann. Longrun Power Management. Technical report, Transmeta Corporation, January 2001.
22. D. Folegnani and A. Gonzalez. Reducing Power Consumption of the Issue Logic. In Workshop on Complexity-Effective Design (WCED2000, held in conjunction with ISCA-27), June 2000.
23. S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC Variations in Workloads with Externally Specified Rates to Reduce Power Consumption. In Workshop on Complexity Effective Design (WCED2000, held in conjunction with ISCA-27), June 2000.
24. S. Ghiasi, T. Keller, and F. Dawson. Scheduling for Heterogeneous Processors in Server Systems. In Proceedings of the Second Conference on Computing Frontiers, pages 199-210, 2005.
25. E. Gibert, J. Sanchez, and A. Gonzalez. Flexible Compiler-Managed LO Buffers for Clustered VLIW Processors. In Proceedings of MICRO-36, December 2003.
26. M. Huang, J. Renau, and J. Torrellas. Positional Adaptation of Processors: Applications to Energy Reduction. In Proceedings of ISCA-30, pages 157-168, June 2003.
27. L. John. More on Finding a Single Number to Indicate Over-all Performance of a Benchmark Suite. ACM Computer Architecture News, 32(1), March 2004.
28. U. Kapasi, W. Dally, S. Rixner, J. Owens, and B. Khailany. The Imagine Stream Processor. In Proceedings of ICCD, September 2002.
29. H.-S. Kim and J. Smith. An Instruction Set and Microarchitecture for Instruction Level Distributed Processing. In Proceedings of ISCA-29, May 2002.
30. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In Proceedings of the 36th International Symposium on Micro-Architecture, December 2003.
31. A. Martin, M. Nystrom, and P. Penzes. ET2: A Metric for Time and Energy Efficiency of Computation. Technical Report CaltechCSTR:2001.007, Caltech Computer Science, 2001.
32. T. Morad, U. Weiser, A. Kolodny, M. Valero, and E. Ayguade. Performance, Power Efficiency, and Scalability of Asymmetric Cluster Chip Multiprocessors. Technical Report CCIT Technical Report #514, January 2005.
33. R. Nagarajan, K. Sankaralingam, D. Burger, and S. Keckler. A Design Space Evaluation of Grid Processor Architectures. In Proceedings of MICRO-34, pages 40-51, December 2001.
34. U. of California Berkeley. BSIM3v3.3 Berkeley Spice Device Models, http://www-device.eecs.berkeley.edu/bsim3/.
35. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K.-Y. Chang. The Case for a Single-Chip Multiprocessor. In Proceedings of ASPLOS-VII, October 1996.
36. T. Pering, T. Burd, and R. Brodersen. The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. In Proceedings of the International Symposium on Low-Power Electronics and Design, August 1998.
37. D. Ponomarev, G. Kucuk, and K. Ghose. Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In Proceedings of MICRO-34, pages 90-101, December 2001.
38. P. Racunas and Y. Patt. Partitioned First-Level Cache Design for Clustered Microarchitectures. In Proceedings of ICS-17, June 2003.
39. J. Sanchez and A. Gonzalez. Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture. In Proceedings of MICRO-33, pages 124-133, December 2000.
40. G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwarkadas, and M. Scott. Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In Proceedings of HPCA-8, pages 29-40, February 2002.
41. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of ASPLOS-X, October 2002.
42. A. Sjogren and C. Myers. Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline. In Proceedings of 17th Conference on Advanced Research in VLSI, September 1997.
43. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-Aware Microarchitecture. In Proceedings of ISCA-30, June 2003.
44. E. Tune, D. Liang, D. Tullsen, and B. Calder. Dynamic Prediction of Critical Path Instructions. In Proceedings of HPCA-7, pages 185-196, January 2001.
45. S. Yang, M. Powell, B. Falsafi, K. Roy, and T. Vijaykumar. An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep Submicron High-Performance I-Caches. In Proceedings of HPCA-7, pages 147-158, January 2001.
46. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report CS-2003-05, Univ. of Virginia, March 2003.