An effective power mode transition technique in MTCMOS circuits

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 37-42

  Abdollahi, Afshin ^a   Fallah, Farzan ^b   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

Algorithms; Design; Performance; Reliability

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DESIGN; ELECTRIC DISCHARGES; PERFORMANCE; RELIABILITY; SHORT CIRCUIT CURRENTS; SWITCHING; TRANSISTORS;

CIRCUIT REGISTERS; GROUND CURRENTS; MTCMOS CIRCUITS; POWER GATING STRUCTURE;

CMOS INTEGRATED CIRCUITS;

EID: 27944510616     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065594     Document Type: Conference Paper

References (9)

1. J. Kao, A. Chandrakasan and D. Antoniadis, "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology," Design Automation Conf, pp. 409-414, 1997.
2. J. Kao, S. Narenda and A. Chandrakasan, "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns," Design Automation Conf, pp. 495-500, 1998.
3. M.Anis, S. Areibi, M. Mahmoud and M. Elmasry, "Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique," Design Automation Conf., pp. 480-485, 2002.
4. S. Kim, S.V. Kosonocky, D. R. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode," Intl. Symp. on Low Power Electronics and Design, pp. 20-25, 2004.
5. S. Kim, S. V. Kosonocky, Stephen, and D. R. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures", Intl. Symp. on Low Power Electronics and Design, pp. 22-25, 2003.
6. Hyo-Sig Won, et al., "An MTCMOS Design Methodology and Its Application to Mobile Computing," Intl. Symp. on Low Power Electronics and Design, pp. 110-115, 2003.
7. Usami, et al., "Automated Selective Multi-Threshold Design for Ultra-Low Standby Applications," Intl. Symp. on Low Power Electronics and Design, pp. 202-206, 2002.
8. M. Johnson, D. Somasekhar, and K. Roy, "Leakage Control with Efficient use of Transistor Stacks in Single Threshold CMOS," Design Automation Conf, pp. 442-445, 1999.
9. T. Cormen, C. Leiserson, R. Rivest, and C. Stein, Introduction to Algorithms, 2nd ed. Cambridge, MA: MIT Press, 2001.