Executing Java programs with transactional memory

Science of Computer Programming

Volumn 63, Issue 2, 2006, Pages 111-129

  Carlstrom, Brian D ^a   Chung, JaeWoong ^a   Chafi, Hassan ^a   McDonald, Austen ^a   Minh, Chi Cao ^a   Hammond, Lance ^a   Kozyrakis, Christos ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Feedback optimization; Multiprocessor architecture; Transactions

Indexed keywords

COMPUTATIONAL COMPLEXITY; DATA STORAGE EQUIPMENT; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; SYNCHRONIZATION;

FEEDBACK OPTIMIZATION; MULTIPROCESSOR ARCHITECTURE; TRANSACTIONS; VIRTUAL MACHINES;

JAVA PROGRAMMING LANGUAGE;

EID: 33749265692     PISSN: 01676423     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.scico.2006.05.006     Document Type: Article

References (48)

1. Wall D.W. Limits of instruction-level parallelism. ASPLOS-IV: Proceedings of the Fourth International Conference on Architectural support for Programming Languages and Operating Systems (1991), ACM Press 176-188
2. V. Agarwal, M.S. Hrishikesh, S.W. Keckler, D. Burger, Clock rate versus IPC: The end of the road for conventional microarchitectures, in: Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000, pp. 248-259
3. Kongetira P., Aingaran K., and Olukotun K. Niagara: A 32-way multithreaded Sparc processor. IEEE MICRO Magazine 25 2 (2005) 21-29
4. R. Kalla, B. Sinharoy, J. Tendler, Simultaneous multi-threading implementation in POWER5, in: Conference Record of Hot Chips 15 Symposium, Stanford, CA, 2003
5. S. Kapil, UltraSparc Gemini: Dual CPU processor, in: Conference Record of Hot Chips 15 Symposium, Palo Alto, CA, 2003
6. The Broadcom BCM1250 Multiprocessor, Technical Report, Broadcom Corporation, April 2002
7. M. Herlihy, J.E.B. Moss, Transactional memory: Architectural support for lock-free data structures, in: Proceedings of the 20th International Symposium on Computer Architecture, 1993, pp. 289-300
8. N. Shavit, D. Touitou, Software transactional memory, in: Proceedings of the 14th Annual ACM Symposium on Principles of Distributed Computing, Ottawa, Canada, 1995, pp. 204-213
9. Herlihy M., Luchangco V., Moir M., William I., and Scherer N. Software transactional memory for dynamic-sized data structures. PODC '03: Proceedings of the Twenty-second Annual Symposium on Principles of Distributed Computing (2003), ACM Press, New York 92-101
10. Harris T., and Fraser K. Language support for lightweight transactions. OOPSLA '03: Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-oriented Programing, Systems, Languages, and Applications (2003), ACM Press 388-402
11. C. Blundell, E.C. Lewis, M.M.K. Martin, Deconstructing transactional semantics: The subtleties of atomicity, in: Workshop on Duplicating, Deconstructing, and Debunking, WDDD, 2005
12. L. Hammond, V. Wong, M. Chen, B.D. Carlstrom, J.D. Davis, B. Hertzberg, M.K. Prabhu, H. Wijaya, C. Kozyrakis, K. Olukotun, Transactional memory coherence and consistency, in: Proceedings of the 31st International Symposium on Computer Architecture, 2004, pp. 102-113
13. C.S. Ananian, K. Asanović, B.C. Kuszmaul, C.E. Leiserson, S. Lie, Unbounded transactional memory, in: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA'05, San Franscisco, California, 2005, pp. 316-327
14. Rajwar R., Herlihy M., and Lai K. Virtualizing transactional memory. ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture (2005), IEEE Computer Society, Washington, DC 494-505
15. C. Flanagan, Atomicity in multithreaded software, in: Workshop on Transactional Systems, 2005
16. Garzarán M.J., Prvulovic M., Llabería J.M., Viñals V., Rauchwerger L., and Torrellas J. Tradeoffs in buffering memory state for thread-level speculation in multiprocessors. HPCA '03: Proceedings of the 9th International Symposium on High-Performance Computer Architecture (2003), IEEE Computer Society, Washington, DC 191
17. Moss J.E.B. Nested Transactions: An Approach to Reliable Distributed Computing (1985), MIT Press
18. A. McDonald, J. Chung, B.D. Carlstrom, C. Cao Minh, H. Chafi, C. Kozyrakis, K. Olukotun, Architectural Semantics for Practical Transactional Memory, in: Proceedings of the 33rd International Symposium on Computer Architecture, 2006
19. E. Allen, D. Chase, V. Luchangco, J.-W. Maessen, S. Ryu, G.L. Steele Jr., S. Tobin-Hochstadt, The Fortress Language Specification, Sun Microsystems, 2005
20. Charles P., Grothoff C., Saraswat V., Donawa C., Kielstra A., Ebcioglu K., von Praun C., and Sarkar V. X10: An object-oriented approach to non-uniform cluster computing. OOPSLA '05: Proceedings of the 20th Annual ACM SIGPLAN Conference on Object Oriented Programming Systems Languages and Applications (2005), ACM Press, New York 519-538
21. Campione M., Walrath K., and Huml A. The Java Tutorial. 3rd edition (2000), Addison-Wesley Professional
22. Sandén B. Coping with Java threads. IEEE Computer 37 4 (2004) 20-27
23. Carlstrom B.D., McDonald A., Chafi H., Chung J., Cao Minh C., Kozyrakis C., and Olukotun K. The Atomos Transactional Programming Language. PLDI '06: Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation (2006), ACM Press, New York
24. Adve S.V., and Gharachorloo K. Shared memory consistency models: A tutorial. IEEE Computer 29 12 (1996) 66-76
25. Pugh W. The Java memory model is fatally flawed. Concurrency - Practice and Experience 12 6 (2000) 445-455
26. Java Specification Request (JSR) 133: Java Memory Model and Thread Specification (September 2004), http://jcp.org/jsr/detail/133.jsp
27. Liang S. Java Native Interface: Programmer's Guide and Reference (1999), Addison-Wesley Longman
28. IBM Corporation, Encina Transactional-C Programmer's Guide and Reference for AIX, SC23-2465-02, 1994
29. Alpern B., Attanasio C.R., Barton J.J., Burke M.G., Cheng P., Choi J.-D., Cocchi A., Fink S.J., Grove D., Hind M., Hummel S.F., Lieber D., Litvinov V., Mergen M.F., Ngo T., Russell J.R., Sarkar V., Serrano M.J., Shepherd J.C., Smith S.E., Sreedhar V.C., Srinivasan H., and Whaley J. The Jalapeño virtual machine. IBM Systems Journal 39 1 (2000) 211-238
30. E. Moss, T. Hosking, Nested transactional memory: Model and preliminary architecture sketches, in: OOPSLA 2005 Workshop on Synchronization and Concurrency in Object-Oriented Languages, SCOOL, 2005
31. McDonald A., Chung J., Chafi H., Cao Minh C., Carlstrom B.D., Hammond L., Kozyrakis C., and Olukotun K. Characterization of TCC on chip-multiprocessors. PACT '05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (2005), IEEE Computer Society, Washington, DC 63-74
32. Hammond L., Carlstrom B.D., Wong V., Hertzberg B., Chen M., Kozyrakis C., and Olukotun K. Programming with transactional coherence and consistency (TCC). ASPLOS-XI: Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (2004), ACM Press, New York 1-13
33. Standard Performance Evaluation Corporation, SPECjbb2000 Benchmark (2000). http://www.spec.org/jbb2000/
34. Java Grande Forum, Java Grande Benchmark Suite (2000). http://www.epcc.ed.ac.uk/javagrande/
35. D. Lea, Package util.concurrent, http://gee.cs.oswego.edu/dl, May 2004
36. Knight T. An architecture for mostly functional languages. LFP'86: Proceedings of the 1986 ACM Conference on LISP and Functional Programming (1986), ACM Press, New York 105-112
37. Hammond L., Hubbert B.A., Siu M., Prabhu M.K., Chen M., and Olukotun K. The Stanford Hydra CMP. Micro IEEE 20 2 (2000) 71-84 10.1109/40.848474
38. Krishnan V., and Torrellas J. IEEE Transactions on Computers 48 9 (1999) 866-880 10.1109/12.795218
39. G.S. Sohi, S.E. Breach, T. Vijaykumar, Multiscalar processors, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995, pp. 414-425
40. Steffan J.G., and Mowry T.C. The potential for using thread-level data speculation to facilitate automatic parallelization. HPCA'98: Proceedings of the 4th International Symposium on High-Performance Computer Architecture (1998), IEEE Computer Society, Washington, DC, USA 2
41. M.K. Chen, K. Olukotun, The Jrpm system for dynamically parallelizing java programs, in: Proceedings of the 30th International Symposium on Computer Architecture, 2003, pp. 434-445
42. M.K. Prabhu, K. Olukotun, Using thread-level speculation to simplify manual parallelization, in: Proceedings of the Principles and Practice of Parallel Programming, 2003, pp. 1-12
43. Rajwar R., and Goodman J.R. Speculative lock elision: Enabling highly concurrent multithreaded execution. MICRO 34: Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture (2001), IEEE Computer Society 294-305
44. Rajwar R., and Goodman J.R. Transactional lock-free execution of lock-based programs. ASPLOS-X: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (2002), ACM Press, New York 5-17
45. Martínez J.F., and Torrellas J. Speculative synchronization: Applying thread-level speculation to explicitly parallel applications. ASPLOS-X: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (2002), ACM Press, New York 18-29
46. Welc A., Jagannathan S., and Hosking A.L. Transactional monitors for concurrent objects. In: Odersky M. (Ed). Proceedings of the European Conference on Object-Oriented Programming. Lecture Notes in Computer Science vol. 3086 (2004), Springer-Verlag 519-542
47. Harris T., Marlow S., Peyton-Jones S., and Herlihy M. Composable memory transactions. PPoPP '05: Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2005), ACM Press, New York 48-60
48. Vitek J., Jagannathan S., Welc A., and Hosking A.L. A semantic framework for designer transactions. In: Schmidt D.A. (Ed). Proceedings of the European Symposium on Programming. Lecture Notes in Computer Science vol. 2986 (2004), Springer-Verlag 249-263