-
1
-
-
0022201294
-
Inductive fault analysis of MOS integrated circuits
-
Dec.
-
J.Shen, W. Maly and F. Ferguson, "Inductive fault analysis of MOS integrated circuits", IEEE Design and Test, Dec. 1985, pp. 53-56.
-
(1985)
IEEE Design and Test
, pp. 53-56
-
-
Shen, J.1
Maly, W.2
Ferguson, F.3
-
2
-
-
0000738845
-
Defect classes - An overdue paradigm for CMOS IC testing
-
C. F. Hawkins, J. M. Soden, A. W. Righter, and F. J. Ferguson, "Defect classes - an overdue paradigm for CMOS IC testing", in Proc. ITC, 1994, pp. 413-425.
-
(1994)
Proc. ITC
, pp. 413-425
-
-
Hawkins, C.F.1
Soden, J.M.2
Righter, A.W.3
Ferguson, F.J.4
-
3
-
-
0033221624
-
Nanometer technology effects on fault models for 1C testing
-
Nov.
-
R.C. Aitken, "Nanometer technology effects on fault models for 1C testing," IEEE Computer, vol. 32, no. 11, Nov. 1999, pp. 46-51.
-
(1999)
IEEE Computer
, vol.32
, Issue.11
, pp. 46-51
-
-
Aitken, R.C.1
-
4
-
-
0033319644
-
Voltage- And current based fault simulation for interconnect open defects
-
Dec.
-
H. Konuk, "Voltage- and current based fault simulation for interconnect open defects", IEEE Trans. on Computer-Aided Design, Dec. 19999, pp.1768-1779.
-
(1999)
IEEE Trans. on Computer-aided Design
, pp. 1768-1779
-
-
Konuk, H.1
-
5
-
-
0036446204
-
On testing of interconnect open defects in combinational logic circuits with stems of large fanout
-
S. M. Reddy et. al., "On testing of interconnect open defects in combinational logic circuits with stems of large fanout", in Proc. ITC, 2002, pp. 83-89.
-
(2002)
Proc. ITC
, pp. 83-89
-
-
Reddy, S.M.1
-
8
-
-
84961251958
-
Bridging defects resistance measurements in a CMOS process
-
R. Rodriguez-Montanes, E.M.J.G. Bruis and J. Figueras, "Bridging Defects Resistance Measurements in a CMOS Process," in Proc. ITC, 1992, pp. 892-899.
-
(1992)
Proc. ITC
, pp. 892-899
-
-
Rodriguez-Montanes, R.1
Bruis, E.M.J.G.2
Figueras, J.3
-
9
-
-
0029233146
-
The concept of resistance interval: A new parametric model for realistic resistive bridging fault
-
M. Renovell, P. Huc, Y. Bertrand, "The concept of resistance interval: a new parametric model for realistic resistive bridging fault", in Proc. VTS, 1995, pp. 184-189.
-
(1995)
Proc. VTS
, pp. 184-189
-
-
Renovell, M.1
Huc, P.2
Bertrand, Y.3
-
10
-
-
0027883887
-
Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds
-
P. Maxwell and R. Aitken, "Biased voting: a method for simulating CMOS bridging faults in the presence of variable gate logic thresholds", in Proc. ITC, 1993, pp.63-72.
-
(1993)
Proc. ITC
, pp. 63-72
-
-
Maxwell, P.1
Aitken, R.2
-
11
-
-
0026718075
-
An accurate bridging fault test pattern generator
-
S.D. Miliman and J. Garvey, "An accurate bridging fault test pattern generator", in Proc. ITC, 1991, pp. 411-418.
-
(1991)
Proc. ITC
, pp. 411-418
-
-
Miliman, S.D.1
Garvey, J.2
-
12
-
-
0028742249
-
On evaluating competing bridge fault models for CMOS ICs
-
B. Chess and T. Larrabee, "On evaluating competing bridge fault models for CMOS ICs", in Proc. GLS-VLSI, 1994, pp.446-451.
-
(1994)
Proc. GLS-VLSI
, pp. 446-451
-
-
Chess, B.1
Larrabee, T.2
-
13
-
-
0032025009
-
Logic testing of bridging faults in CMOS integrated circuits
-
Mar.
-
B. Chess, Tracy Larrabee, "Logic testing of bridging faults in CMOS integrated circuits", IEEE Trans. on Computers, Mar. 1998, pp. 338-345.
-
(1998)
IEEE Trans. on Computers
, pp. 338-345
-
-
Chess, B.1
Larrabee, T.2
-
15
-
-
0033318725
-
Resistive bridging fault modeling, simulation and test generation
-
V. R. Sar-Dessai, D. M. H. Walker, "Resistive bridging fault modeling, simulation and test generation", in Proc. ITC, 1999, pp.596-605.
-
(1999)
Proc. ITC
, pp. 596-605
-
-
Sar-Dessai, V.R.1
Walker, D.M.H.2
-
16
-
-
0002440386
-
Defect-based tests: A key enabler for successful migration to structural test
-
S. Sengupta, et. al., "Defect-based tests: a key enabler for successful migration to structural test," Intel Technology Journal, Q1, 1999.
-
(1999)
Intel Technology Journal
, vol.Q1
-
-
Sengupta, S.1
-
17
-
-
0031337485
-
BART: A bridging fault test generator for sequential circuits
-
J. P. Cusey and J. H. Patel, "BART: A bridging fault test generator for sequential circuits", in Proc. ITC, 1997, pp. 838-847.
-
(1997)
Proc. ITC
, pp. 838-847
-
-
Cusey, J.P.1
Patel, J.H.2
-
18
-
-
0034478411
-
Precise test generation for resistive bridging faults of CMOS combinational circuits
-
T. Maeda and K. Kinoshita, "Precise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits", in Proc. ITC, 2000, pp. 510-519.
-
(2000)
Proc. ITC
, pp. 510-519
-
-
Maeda, T.1
Kinoshita, K.2
-
19
-
-
15844365177
-
Automatic test pattern generation for resistive bridging faults
-
P. Engelke, I. Polian, et. al., "Automatic test pattern generation for resistive bridging faults", in Proc. ETS, 2004, pp. 160-165.
-
(2004)
Proc. ETS
, pp. 160-165
-
-
Engelke, P.1
Polian, I.2
-
20
-
-
0033315399
-
Defect-based delay testing of resistive via-contacts, a critical evaluation
-
K. Baker, et. al., "Defect-based delay testing of resistive via-contacts, a critical evaluation", in Proc. ITC, 1999, pp. 467-476.
-
(1999)
Proc. ITC
, pp. 467-476
-
-
Baker, K.1
-
21
-
-
0033300347
-
On detecting bridges causing timing failures
-
S. Chakravarty, S. Mandava, S. Kundu, "On detecting bridges causing timing failures", in Proc. ICCD, 1999, pp. 400-406.
-
(1999)
Proc. ICCD
, pp. 400-406
-
-
Chakravarty, S.1
Mandava, S.2
Kundu, S.3
-
22
-
-
84948428485
-
Fault models for speed failures caused by bridges and opens
-
S. Chakravarty and A. Jain, "Fault models for speed failures caused by bridges and opens", in Proc. VTS, 2002, pp. 373-378.
-
(2002)
Proc. VTS
, pp. 373-378
-
-
Chakravarty, S.1
Jain, A.2
-
23
-
-
0029510949
-
An experimental test chip to evaluate test techniques experimental results
-
S. C. Ma, P. Franco, and E. J. McCluskey, "An experimental test chip to evaluate test techniques experimental results", in Proc. ITC, 1995, pp. 663-672.
-
(1995)
Proc. ITC
, pp. 663-672
-
-
Ma, S.C.1
Franco, P.2
McCluskey, E.J.3
-
24
-
-
0142226174
-
Experimental evaluation of scan tests for bridges
-
S. Chakravarty, et. al., "Experimental evaluation of scan tests for bridges", in Proc. ITC, 2002, pp. 688-695.
-
(2002)
Proc. ITC
, pp. 688-695
-
-
Chakravarty, S.1
-
25
-
-
18144425772
-
Evaluation of the quality of N-detect scan ATPG patterns on a processor
-
M. E. Amyeen, S. Venkataraman, A. Ojha, and S. Lee, "Evaluation of the quality of N-detect scan ATPG patterns on a processor", in Proc. ITC, 2004, pp. 669-678.
-
(2004)
Proc. ITC
, pp. 669-678
-
-
Amyeen, M.E.1
Venkataraman, S.2
Ojha, A.3
Lee, S.4
-
26
-
-
0142246866
-
Simulating resistive bridging and stuck-at faults
-
P. Engelke, I. Polian, et. al., "Simulating Resistive Bridging and stuck-at faults," in Proc. lTC'03, pp. 1051-1059.
-
Proc. LTC'03
, pp. 1051-1059
-
-
Engelke, P.1
Polian, I.2
|