A multi-objective genetic approach to mapping problem on network-on-chip

Journal of Universal Computer Science

Volumn 12, Issue 4, 2006, Pages 370-394

  Ascia, Giuseppe ^a   Catania, Vincenzo ^a   Palesi, Maurizio ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Evolutionary algorithms; Mapping; Multi objective optimization; Network on chip; Simulation; System on chip

Indexed keywords

EID: 33646408523     PISSN: 0958695X     EISSN: 09486968     Source Type: Journal    
DOI: None     Document Type: Article

References (48)

1. [Alpertet al. 1996] C. J. Alpert, L. W. Hagen, and A. B. Kahng. A hybrid multilevel/genetic approach for circuit partitioning. In Fifth ACM/SIGDA Physical Design Workshop, pages 100-105, Apr. 1996.
2. [Alpert and Kahng 1995] C. J. Alpert and A. B. Kahng. Recent developments in netlist partitioning: A survey. VLSI Journal, 19(1-2):1-81, 1995.
3. [AMBA Spec.] ARM. AMBA specification. http://www.arm.com/, May 1999.
4. [Ascia et al. 2004a] G. Ascia, V. Catania, and M. Palesi. A GA based design space exploration framework for parameterized system-on-a-chip platforms. IEEE Transactions on Evolutionary Computation, 8(4):329-346, Aug. 2004.
5. [Ascia et al. 2004b] G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 182-187, Stockholm, Sweden, Sept. 8-102004.
6. [Banerjee et al. 2004] N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In Design, Automation and Test in Europe, pages 1250-1255, Feb. 16-20 2004.
7. [Bertozzi et al. 2003] D. Bertozzi, L. Benini, and G. D. Micheli. Energy-reliability trade-off for NoCs. pages 107-129, 2003.
8. [Bright et al. 2001] M. S. Bright and T. Arslan. Synthesis of low-power DSP systems using a genetic algorithm. IEEE Transactions on Evolutionary Computation, 5(1):27-40, 2001.
9. [Coello et al. 2002] C. A. C. Coello, D. A. V. Veldhuizen, and G. B. Lamont. Evolutionary Algorithms for Solving Multi-Objective Problems, volume 5. Kluwer Academic Publishers, 2002.
10. [Dally and Towels 2001] W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, pages 684-689, Las Vegas, Nevada, USA, 2001.
11. [Gajski et al. 1994] D. Gajski, F. Vahid, S. Narayan, and J. Gong. Specification and Design of Embedded Systems. Prentice Hall, 1994.
12. [Garey and Johnson 1979a] M. R. Garey and D. S. Johnson. Computers and intractability: a guide to the theory of NP-completeness. Freeman and Company, 1979.
13. [Garey and Johnson 1979b] M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W H Freeman & Co, 1979.
14. [Gasteier and Glesner 1999] M. Gasteier and M. Glesner. Bus-based communication synthesis on system level. ACM Transactions on Design Automation of Electronic Systems, 4(1):1-11, Jan. 1999.
15. [Glass and Ni 1998] C. J. Glass and L. M. Ni. The turn model for adaptive routing. In 25 Years ISCA: Retrospectives and Reprints, pages 441-450, 1998.
16. [Hemani et al. 1999] A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous locally synchronous design style. In ACM IEEE Design Automation Conference, pages 873-878. ACM Press, 1999.
17. [Hu and Marculescu 2003] J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Asia & South Pacific Design Automation Conference, pages 233-239, Jan. 2003.
18. [Hu and Marculescu 2004] J. Hu and R. Marculescu. DyAD - smart routing for networks-on-chip. In ACM/IEEE Design Automation Conference, pages 260-263, San Diego, CA, USA, June 7-11 2004.
19. [Hu and Marculescu 2005] J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4):551-562, Apr. 2005.
20. [CoreConnect] IBM Corporation. The CoreConnect bus architecture. http://www.ibm.com/.
21. [Jantsch and Tenhunen 2003] A. Jantsch and H. Tenhunen, editors. Networks on Chip, chapter 1. Kluwer Academic Publishers, 2003.
22. [Jiang et al. 1997] Y.-M. Jiang, K.-T. Cheng, and A. Krstic. Estimation of maximum power and instantaneous current using a genetic algorithm. In Proceedings of IEEE Custom Integrated Circuits Conference, pages 135-138, May 1997.
23. [Kim et al. 2003] S.-M. Kim, J.-H. Park, S.-M. Park, B.-T. Koo, K.-S. Shin, K.-B. Suh, I.-K. Kim. N.-W. Eum, and K.-S. Kim. Hardware-software implementation of MPEG-4 video codec. ETRI Journal, 25(6):489-502. Dec. 2003.
24. [Kommu et al. 1993] V. Kommu and I. Pomenraz. GAFAP: Genetic algorithm for FPGA technology mapping. In European Design Automation Conference, pages 300-305, 1993.
25. [Lahiri et al. 2001] K. Lahiri, A. Raghunathan, and S. Dey. System-level performance analysis for designing on-chip communication architectures. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 20(6):768-783, June 2001.
26. [Lahiri et al. 2004] K. Lahiri, A. Raghunathan, and S. Dey. Design space exploration for optimizing on-chip communication architectures. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 23(6):952-961, June 2004.
27. [XVID] C. Lampert, M. Militzer, and P. Ross. XviD MPEG4 core library. http://www.xvid.org/.
28. [Lei and Kumar 2003] T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Euromicro Symposium on Digital Systems Design, Sept. 1-6 2003.
29. [Lienig 1997] J. Lienig. A parallel genetic algorithm for performance-driven VLSI routing. IEEE Transactions on Evolutionary Computation, 1(1):29-39, 1997.
30. [Mazumder and Rudnick 1999] P. Mazumder and E. M. Rudnick. Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, Inc., 1999.
31. [MentorGraphics] Mentor Graphics. Inventra intellectual property cores. http://www.mentor.com/inventra/cores/.
32. [Murali and De Micheli 2004] S. Murali and G. D. Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Design, Automation, and Test in Europe, pages 896-901. IEEE Computer Society. Feb. 16-20 2004.
33. [PalmChip] Palmchip. SoC bus architecutre. http://www.palmchip.com/.
34. [Pestana et al. 2004] S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Design, Automation, and Test in Europe, pages 896-901. IEEE Computer Society, Feb. 16-20 2004.
35. [Philips IP] Philips Electronics. Philips' IP portfolio. http://www.semiconductors.philips.com.
36. [Rowson and Sangiovanni-Vincentelli 1997] J. A. Rowson and A. Sangiovanni-Vincentelli. Interface-based design. In Design Automation Conference, pages 178-183, June 1997.
37. [Saab et al. 1996] D. Saab, Y. Saab, and J. Abraham. Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms. IEEE Transactions on Computer-Aided Design, 15(10): 1278-1285, Oct. 1996.
38. [Schiner et al. 2001] T. Schnier, X. Yao, and P. Liu. Digital filter design using multiple pareto fronts. In The Third NASA/DoD Workshop on Evolvable Hardware, pages 136-145, Long Beach, California, July 12-14 2001. IEEE Computer Society.
39. [ITRS] International thechnology roadmap for semiconductors. Semiconductor Industry Association, 2003.
40. [Sikora 1997] T. Sikora. The MPEG-4 video standard verification model. IEEE Transactions on Circuits and Systems for Video Technology, 7(1): 19-31, Feb. 1997.
41. [WishBone] Silicore. WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores, http://www.silicore.net/, Sept. 2002.
42. [BackPlane] Sonics. SiliconBackplane III MicroNetwork IP. http://www.sonicsinc.com/.
43. [STBus] STMicroelectronics. Stbus functional specs. http://www.stmcu.com/ , Apr. 2003.
44. [Sylvester and Keutzer. 1998] D. Sylvester and K. Keutzer. Getting to the bottom of deep sub-micron. In IEEE/ACM International Conference on Computer-aided design, pages 203-211. ACM Press, 1998.
45. [Sylvester and Keutzer. 2000] D. Sylvester and K. Keutzer. A global wiring paradigm for deep submicron design. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 19(2):242-252, Feb. 2000.
46. [Valenzuela and Wang 2002] C. L. Valenzuela and P. Y. Wang. VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions. IEEE Transactions on Evolutionary Computation, 6(4):390-401, 2002.
47. [VSI] VSI Alliance. On-chip bus attributes specification version 1. http://www.vsi.org/, Sept. 2001.
48. [Zitzler and Thiele 1999] E. Zitzler and L. Thiele. Multiobjective evolutionary algorithms: A comparative case study and the strength pareto approach. IEEE Transactions on Evolutionary Computation, 4(3):257-271, Nov. 1999.