Design space exploration of caches using compressed traces

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2004, Pages 116-125

  Li, Xianfeng ^a   Negi, Hemendra Singh ^a   Mitra, Tulika ^a   Roychoudhury, Abhik ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Cache; Compressed trace; Design space exploration; Single pass simulation

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; COMPUTER SIMULATION; EMBEDDED SYSTEMS; PROGRAM PROCESSORS;

COMPRESSED TRACE; DESIGN SPACE EXPLORATION; SINGLE PASS SIMULATION; TRACE-BASED SIMULATION;

BUFFER STORAGE;

EID: 8344222663     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1006209.1006227     Document Type: Conference Paper

References (24)

1. Altera. Nios embedded processor system development. http://www.altera. com/products/ip/processors/nios/nio-index.html.
2. Douglas C. Burger and Todd M. Austin. The SimpleScalar tool set, version 2.0. Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, June 1997.
3. Trishul M. Chilimbi. "Efficient representations and abstractions for quantifying and exploiting data reference locality". In PLDI, 2001.
4. P. Faraboschi et al. Lx: a technology platform for customizable VLIW embedded processing. In ISCA, 2000.
5. A. Ghosh and T. Givargis. "Analytical design space xploration of caches for embedded systems". In Design Automation and Test in Europe (DATE), 2003.
6. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2), 2000.
7. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. MiBench: a free, commercially representative embedded benchmark suite. In IEEE Intl. Workshop on Workload Characterization, 2001.
8. M. D. Hill and A. J. Smith. "Evaluating associativity in CPU caches". IEEE Transactions on Computers, 38(12):1612-1630, December 1989.
9. S. Laha, J.H. Patel, and R.K. Iyer. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Transactions on Computers, 37(11), 1988.
10. J. R. Larus. "Whole program paths". In PLDI, May 1999.
11. Y. Li and J. Henkel. "A framework for estimating and minimizing energy dissipation of embedded HW/SW systems". In Design Automation Conference, 1998.
12. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. "Evaluation techniques for storage hierarchies". IBM Systems Journal, 9(2):78-117, 1970.
13. C. G. Nevill-Manning and I. H. Witten. "Linear-time incremental hierarchy inference for compression". In Data Compression Conference(DCC'97), pages 3-11, 1997.
14. M. Oskin, F.T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor designs. In ISCA, 2000.
15. P.R. Panda, N.D. Dutt, and A. Nicolau. "Architectural exploration and optimization of local memory in embedded systems". In International Symposium on System Synthesis (ISSS 97), 1997.
16. P.R. Panda, N.D. Dutt, and A. Nicolau. "Data cache sizing for embedded processor applications". In Design Automation and Test in Europe (DATE), 1998.
17. T. R. Puzak. Analysis of cache replacement algorithms. PhD thesis, University of Massachusetts, Amherst, February 1985.
18. S. Rubin, R. Bodik, and T. Chilimbi. "An efficient profile-analysis framework for data layout optimizations". In Principles of Programming Languages (POPL02), January 2002.
19. W-T. Shiue and C. Chakrabarti. Memory exploration for low power embedded systems. In Design Automation Conference, 1999.
20. R. Sugumar and S. Abraham. Set-associative cache simulation using generalized binomial trees. ACM Transactions on Computing Systems, 13(1), 1995.
21. R. A. Sugumar and S. G. Abraham. "Efficient simulation of multiple cache configurations using binomial trees". Technical Report CSE-TR-111-91, CSE Division, University of Michigan, 1991.
22. Wen-Hann Wang and Jean-Loup Baer. "Efficient trace-driven simulation methods for cache performance analysis". In Proc. 1990 ACM BIOMETRICS Conf. on Measurement and Modeling of Computer Systems, pages 27-36, May 1990.
23. Z. Wu and W. Wolf. "Iterative cache simulation of embedded CPUs with trace stripping". In International Workshop on Hardware/Software Codesign, 1999.
24. Y. Zhang and R. Gupta. Timestamped whole program path representation and its applications. In PLDI, 2001.