A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90 nm CMOS

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2004, Pages 105-108

  Kehrer, Daniel ^a   Wohlmuth, Hans Dieter ^a  

^a INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA COMMUNICATION SYSTEMS; ELECTRIC POTENTIAL; ELECTRIC TRANSFORMERS; ELECTRIC WINDINGS; GATES (TRANSISTOR); THRESHOLD ELEMENTS;

CURRENT MODE LOGIC (CML); MONOLITHIC TRANSFORMERS; MULTIPLEXERS; SERIES GATING;

MULTIPLEXING;

EID: 18744412520     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. D. Kehrer, H.D. Wohlmuth, M. Wurzer, and H. Knapp, "50 Gb/s 2:1 Multiplexer in 0.13 μm CMOS Technology," Electronics Letters, vol. 40, no. 02, pp. 100-101, Jan. 2004.
2. D. Yamazaki, T. Yamamoto, M. Horinka, H. Nomura, K. Hashimoto, and H. Onodera, "A 25GHz Clock Buffer and a 50Gb/s 2:1 Selector IC in 90nm CMOS," in IEEE International Solid-State Circuits Conference, February 2004, pp. 240-241.
3. J. Long and M. A. Copeland, "A 1.9 GHz Low-Voltage Silicon Bipolar Receiver Front-End for Wireless Personal Communications Systems," IEEE of Solid-State Circuits, vol. 30, no. 12, pp. 1438-1448, Dec 1995.
4. W. Simbürger, H. D. Wohlmuth, and P. Weger, "A Monolithic Transformer Coupled 5W Silicon Power Amplifier with 59% PAE at 0.9GHZ," IEEE Journal of Solid-State Circuits, vol. 34, no. 12, pp. 1881-1892, Dec 1999.
5. I. Aoki, Kee, S.D., Rutledge, D., and Hajimiri, A., "A 2.4GHz, 2.2W, 2 V fully integrated CMOS circular geometry active transformer power amplifier," in IEEE Custom Integrated Circuits Conference. San Diego: IEEE, May 2001.
6. T. Dickson, R. Beerkens, and S.P. Voinigescu, "A 2.5-V, 40Gb/s Decision Circuit Using SiGe BiCMOS Logic," in Symposium on VLSI Circuits. Honolulu, USA: IEEE, June 2004, pp. 206-209.
7. D. Kehrer, H.D. Wohlmuth, C. Kienmayer, and A.L. Scholtz, "A 1 V Monolithic Transformer-Coupled 30-Gb/s 2:1 Multiplexer in 120nm CMOS," in International Microwave Symposium. Philadelphia,USA: IEEE, June 2003, pp. 2261-2264.
8. D. Kehrer, H.D.Wohlmuth, H.Knapp, M.Wurzer, and A.L.Scholtz, "40-Gb/s 2:1 Multiplexer and 1:2 Demultiplexer in 120 nm Standard CMOS," Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1830-1837, Nov. 2003.
9. D. Kehrer, W. Simbürger, H.D. Wohlmuth, and A.L. Scholtz, "Modeling of Monolithic Lumped Planar Transformers up to 20 GHz," in Custom Integrated Circuits Conference. San Diego: IEEE, May 2001, pp. 401-404.