PSCP: A scalable parallel ASIP architecture for reactive systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 370-376

  Pyttel, Andreas ^a   Sedlmeier, Alexander ^a   Veith, Christian ^a  

^a SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CO-DESIGN APPROACH; INSTRUCTION SET; PROCESSING ELEMENTS; REACTIVE SYSTEM; REGISTER FILES; STATECHARTS; STATIC TIMING ANALYSIS; STEPPER MOTOR;

REAL TIME CONTROL; SPECIFICATION LANGUAGES;

ARCHITECTURE;

EID: 16244417998     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655884     Document Type: Conference Paper

References (18)

1. K. Buchenrieder, A. Pyttel, Ch. Veith: Mapping Statechart Models onto an FPGA-Based ASIP Architecture, in proceedings of EURO-DAC96, 1996.
2. D. Harel: Statecharts: A Visual Formalism for Complex Systems. Sci. Comp. Prog., vol. 8, pp 231-274, 1987.
3. N. Binh, M. Imai, A. Shiomi, A New HW/SW Partitioning Algorithm for Synthesizing the Highest Performance Pipelined ASIPs with Multiple Identical FUs, in proceedings of EURO-DAC96, 1996.
4. D. Drusinsky: On Synchronized Statecharts. PhD Thesis, Dept. of Comp. Sci., The Weizmann Inst. of Sci., 1988.
5. D. Drusinsky-Yoresh: A State Assignment Procedure for Single-Block Implementation of State-charts. IEEE Trans. on CAD, vol. 10, No 12, December 1991.
6. A.Y. Alomari, M. Imai, J. Sato, N. Hikichi: An integer programming approach to the instruction set selection problem, IEICE Trans. Fundam. Electr. Commun. Comput. Sci. (Japan), vol. E76-A, no. 10, p. 1849-57, Oct. 1993.
7. D. Gajski, F. Vahid, J. Gong: A Binary-Constraint Search Algorithm for Minimizing Hardware During Hardware-Software partitioning, Proc. Euro-DAC, 1994.
8. R. Leupers, P. Marwedel: Instruction set extraction from programmable Structures, in proceedings of EURO-DAC 94 with EURO-VHDL 94, p. 156-6.
9. C. Liem, T. May, P. Paulin: Instruction set matching and selection for DSP and ASIP code generation, Proc. of the EDAC-ETC-EUROASIC, Paris, France, 1994, p. 31-37.
10. J. Van Praet, G. Goossens, D. Lanneer, H. De Man: Instruction set definition and instruction selection for ASIPs, Proc. of the Seventh International Symposium on High-Level Synthesis, p. 11-16, 1994.
11. D. A. Patterson, J. L. Hennessy: Computer Organization and Design, The Hardware / Software Interface, Morgan Kaufmann Publishers, Inc., San Francisco, CA.
12. Xilinx, Inc.: The Programmable Logic Data Book, San Jose, CA, 1994
13. R. Sedgewick: Algorithms in C++, Addison-Wesley, 1992.
14. J. Tsai, S. Yang, Y.-H. Chang: Timing Constraint Petri Nets and Their Application to Schedulability Analysis of Real-Time System Specifications, IEEE Trans. Softw. Eng., vol. 21, no 1, pp. 32-49.
15. R. Leupers, P. Marwedel: Instruction set modeling for ASIP code generation, Proc. Ninth Int. Conf. on VLSI Design, IEEE Comp. Soc. Press, pp. 77-80, 1995.
16. R. Milner: A Calculus of Communicating Systems, Lecture Notes in Comp. Sci. 92, Springer, 1980.
17. C. A. R. Hoare: Communicating Sequential Processes, Prentice Hall, 1985.
18. R. Ernst, J. Henkel, T. Benner: Hardware/Software Cosynthesis for Microcontrollers, IEEE Des. &Test of Computers, Dec. 1993, pp 64-75.