A three-dimensional stochastic wire-length distribution for variable separation of strata

Proceedings of the IEEE 2000 International Interconnect Technology Conference, IITC 2000

Volumn , Issue , 2000, Pages 126-128

  Joyner, J W ^a   Zarkesh Ha, P ^a   Davis, J A ^a   Meindl, J D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; STOCHASTIC SYSTEMS;

GLOBAL CLOCKS; THREE-DIMENSIONAL ARCHITECTURE; VARIABLE SEPARATION; VERTICAL SEPARATION; WIRE LENGTH DISTRIBUTION;

WIRE;

EID: 34548043503     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.2000.854301     Document Type: Conference Paper

References (11)

1. J. D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," Proc. IEEE, vol. 83, pp. 619-635, April 1995.
2. J. D. Meindl, "Interconnection Limits on XXI Century Gigascale Integration (GSI)," Materials Research Society, pp. 3-9, April 1998.
3. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
4. J. A. Davis, V. K. De, J. D. Meindl, "A Stochastic Wire-length Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580-589, March 1998.
5. W. E. Donath, "Wire Length Distribution for Placement of Computer Logic," IBM J. Res. Develop., vol. 2, no. 3, pp. 152-155, May 1981.
6. D. A. Antoniadis, A. Wei, A. Lochtefeld, "SOI Devices and Technology," ESSDERC, pp. 81-87, 1999.
7. A. Rahman, A. Fan, J. Chung, R. Reif, "Wire-Length Distribution of Three-Dimensional Integrated Circuits," IITC, pp.233-235, 1999.
8. S. J. Souri, K. C. Saraswat, "Interconnect Performance Modeling for 3D Integrated Circuits with Multiple Si Layers," IITC, pp 24-26, 1999.
9. B. S. Landman and R. L. Russo, "On a Pin Versus Block Relationship For Partitions of Logic Graphs," IEEE Trans. Comput., vol C-20, pp. 1469-1479, Dec. 1971.
10. T. Sakurai, "Closed Form Expressions for Interconnect Delay, Coupling and Crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, pp.118-124, Jan. 1993.
11. Semiconductor Industry Association, "ITRS", 1999.