Latchup-free ESD protection design with complementary substrate-triggered SCR devices

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 8, 2003, Pages 1380-1392

  Ker, Ming Dou ^a   Hsu, Kuo Chun ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Complementary; Electrostatic discharge (ESD); ESD protection circuit; Silicon controlled rectifier (SCR); Substrate triggered technique

Indexed keywords

ELECTRIC DISCHARGES; ELECTRIC RECTIFIERS; ELECTROSTATICS; MASKS; SILICON; SUBSTRATES; SWITCHING; TRIGGER CIRCUITS;

ELECTROSTATIC DISCHARGES (ESD);

THYRISTORS;

EID: 0042697060     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.814434     Document Type: Article

References (25)

1. A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd ed. London, U.K.: Wiley, 2002.
2. "ESD STM5.1-2001: Standard test method for electrostatic discharge sensitivity testing - Human body model (HBM) component level," ESD Assoc. WG 5.1, 2001.
3. "ESD STM5.2-1998: Standard test method for electrostatic discharge sensitivity testing - Machine model (MM) component level," ESD Assoc. WG 5.2, 1998.
4. C. Duvvury, R. Rountree, and O. Adams, "Internal chip ESD phenomena beyond the protection circuit," IEEE Trans. Electron Devices, vol. ED-35, pp. 2133-2139, Dec. 1988.
5. M.-D. Ker and T.-L. Yu, "ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS ICs," in Proc. 7th Eur. Symp. Reliability of Electron Device, Failure Physics and Analysis, 1996, pp. 1727-1730.
6. H. Terletzki, W. Nikutta, and W. Reczek, "Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress," IEEE Trans. Electron Devices, vol. 40, pp. 2081-2083, Nov. 1993.
7. C. Johnson, T. Maloney, and S. Qawami, "Two unusual HBM ESD failure mechanisms on a mature CMOS process," in Proc. EOS/ESD Symp., 1993, pp. 225-231.
8. cc HBM tests," in Proc. EOS/ESD Symp., 1997, pp. 346-355.
9. M.-D. Ker, C.-Y. Chang, and Y.-S. Chang, "ESD protection design to overcome internal damages on interface circuits of CMOS IC with multiple separated power pins," in Proc. IEEE Int. ASIC/SOC Conf., 2002, pp. 234-238.
10. SS ESD clamp circuits for submicron CMOS VLSI," IEEE Trans. Electron Devices, vol. 46, pp. 173-183, Jan. 1999.
11. R. Rountree, "ESD protection for submicron CMOS circuits: Issues and solutions," in IEDM Tech. Dig., 1988, pp. 580-583.
12. M.-D. Ker, "Electrostatic discharge protection circuits in CMOS ICs using the lateral SCR devices: an overview," in Proc. IEEE Int. Conf. Electronics Circuits and Systems, 1998, pp. 325-328.
13. A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," IEEE Electron Device Lett., vol. 12, pp. 21-22, Jan. 1991.
14. M.-D. Ker, C.-Y. Wu, and H.-H. Chang, "Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI," IEEE Trans. Electron Devices, vol. 43, pp. 588-598, Apr. 1996.
15. M.-D. Ker, H.-H. Chang, and C.-Y. Wu, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's," IEEE J. Solid-State Circuits, vol. 32, pp. 38-51, Jan. 1997.
16. C. Russ, M. Mergens, J. Armer, P. Jozwiak, G. Kolluri, L. Avery, and K. Verhaege, "GGSCR: GGNMOS triggered silicon-controlled rectifiers for ESD protection in deep submicron CMOS processes," in Proc. EOS/ESD Symp., 2001, pp. 22-31.
17. M. Corsi, R. Nimmo, and F. Fattori, "ESD protection of BiCMOS integrated circuits which need to operate in the harsh environments of automotive or industrial," in Proc. EOS/ESD Symp., 1993, pp. 209-213.
18. G. Notermans, F. Kuper, and J. M. Luchis, "Using an SCR as ESD protection without latch-up danger," Microelectron. Reliabil., vol. 37, pp. 1457-1460, 1997.
19. M.-D. Ker, "Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology," IEEE Trans. Electron Devices, vol. 45, pp. 849-860, Apr. 1998.
20. M.-D. Ker and H.-H. Chang, "How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on," in Proc. EOS/ESD Symp., 1998, pp. 72-85.
21. M.-D. Ker and K.-C. Hsu, "On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process," in Proc. IEEE Int. Symp. Circuits and Systems, 2002, pp. 529-532.
22. _, "Complementary substrate-triggered SCR devices for on-chip ESD protection circuits," in Proc. IEEE Int. ASIC/SOC Conf., 2002, pp. 229-233.
23. M.-D. Ker and C.-Y. Wu, "Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method - Part I: Theoretical derivation," IEEE Trans. Electron Devices, vol. 42, pp. 1141-1148, June 1995.
24. S. Krishnan and A. Amerasekera, "Antenna protection strategy for ultra-thin gate MOSFETs," in Proc. IEEE Int. Reliability Physics Symp., 1998, pp. 302-306.
25. M.-D. Ker, C.-Y. Wu, T. Cheng, and H.-H. Chang, "Capacitor-coupled ESD protection circuit for deep-submicron low-voltage CMOS ASIC," IEEE Trans. VLSI Syst., vol. 4, pp. 307-321, Sept. 1996.