-
1
-
-
0031200699
-
64 Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMT
-
T. Otsuji, M. Yoneyama, Y. Imai, T. Enoki, and Y. Umeda, "64 Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMT," Electron. Lett., vol. 33, no. 17, pp. 1488-1489, 1997.
-
(1997)
Electron. Lett.
, vol.33
, Issue.17
, pp. 1488-1489
-
-
Otsuji, T.1
Yoneyama, M.2
Imai, Y.3
Enoki, T.4
Umeda, Y.5
-
2
-
-
0031233818
-
40 Gb/s IC's for future lightwave communications systems
-
Sept.
-
T. Otsuji, Y. Imai, E. Sano, S. Kimura, S. Yamaguchi, M. Yoneyama, T. Enoki, and Y. Umeda, "40 Gb/s IC's for future lightwave communications systems," IEEE J. Solid-State Circuits, vol. 32, pp. 1363-1370, Sept. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1363-1370
-
-
Otsuji, T.1
Imai, Y.2
Sano, E.3
Kimura, S.4
Yamaguchi, S.5
Yoneyama, M.6
Enoki, T.7
Umeda, Y.8
-
3
-
-
0031384650
-
Optical repeater circuit design based on InAlAs/InGaAs HEMT digital IC technology
-
Dec.
-
M. Yoneyama, A. Sano, K. Hagimoto, T. Otsuji, K. Murata, Y. Imai, S. Yamaguchi, T. Enoki, and E. Sano, "Optical repeater circuit design based on InAlAs/InGaAs HEMT digital IC technology," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 2274-2282, Dec. 1997.
-
(1997)
IEEE Trans. Microwave Theory Tech.
, vol.45
, pp. 2274-2282
-
-
Yoneyama, M.1
Sano, A.2
Hagimoto, K.3
Otsuji, T.4
Murata, K.5
Imai, Y.6
Yamaguchi, S.7
Enoki, T.8
Sano, E.9
-
4
-
-
0001477057
-
An 80 Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs
-
Sept.
-
T. Otsuji, K. Murata, T. Enoki, and Y. Umeda, "An 80 Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs," IEEE J. Solid-State Circuits, vol. 33, pp. 1321-1327, Sept. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 1321-1327
-
-
Otsuji, T.1
Murata, K.2
Enoki, T.3
Umeda, Y.4
-
5
-
-
0032646258
-
45 Gbit/s decision IC using InAlAs/InGaAs/InP HEMTs
-
K. Murata, T. Otsuji, and Y. Yamane, "45 Gbit/s decision IC using InAlAs/InGaAs/InP HEMTs," Electron. Lett., vol. 35, no. 16, pp. 1379-1380, 1999.
-
(1999)
Electron. Lett.
, vol.35
, Issue.16
, pp. 1379-1380
-
-
Murata, K.1
Otsuji, T.2
Yamane, Y.3
-
6
-
-
0034224316
-
70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs
-
K. Murata, T. Otsuji, E. Sano, S. Kimura, and Y. Yamane, "70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs," IEICE Trans. Electron., vol. E83-C, no. 7, pp. 1166-1169, 2000.
-
(2000)
IEICE Trans. Electron.
, vol.E83-C
, Issue.7
, pp. 1166-1169
-
-
Murata, K.1
Otsuji, T.2
Sano, E.3
Kimura, S.4
Yamane, Y.5
-
7
-
-
0000902014
-
50-Gbit/s demultiplexer IC module using InAlAs/InGaAs/InP HEMTs
-
K. Sano, K. Murata, and Y. Yamane, "50-Gbit/s demultiplexer IC module using InAlAs/InGaAs/InP HEMTs," IEICE Trans. Electron., vol. E83-C, no. 11, pp. 1788-1790, 2000.
-
(2000)
IEICE Trans. Electron.
, vol.E83-C
, Issue.11
, pp. 1788-1790
-
-
Sano, K.1
Murata, K.2
Yamane, Y.3
-
8
-
-
0035695552
-
40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT
-
T. Suzuki, H. Kano, Y. Nakasha, T. Takahashi, K. Imanishi, H. Ohnishi, and Y. Watanabe, "40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT," in IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001, pp. 595-598.
-
IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001
, pp. 595-598
-
-
Suzuki, T.1
Kano, H.2
Nakasha, Y.3
Takahashi, T.4
Imanishi, K.5
Ohnishi, H.6
Watanabe, Y.7
-
9
-
-
0035445535
-
A 49-GHz preamplifier with a transimpedance gain of 52 dBΩ using InP HEMTs
-
Sept.
-
H. Shigematsu, M. Sao, T. Suzuki, T. Takahashi, K. Imanishi, N. Hara, H. Ohnishi, and Y. Watanabe, "A 49-GHz preamplifier with a transimpedance gain of 52 dBΩ using InP HEMTs," IEEE J. Solid-State Circuits, vol. 36, pp. 1309-1313, Sept. 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.36
, pp. 1309-1313
-
-
Shigematsu, H.1
Sao, M.2
Suzuki, T.3
Takahashi, T.4
Imanishi, K.5
Hara, N.6
Ohnishi, H.7
Watanabe, Y.8
-
10
-
-
0031234955
-
InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 V
-
Sept.
-
M. Mokhtari, T. Swahn, R. H. Walden, W. E. Stanchina, M. Kardos, T. Juhola, G. Schuppener, H. Tenhunen, and T. Lewin, "InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 V," IEEE J. Solid-State Circuits, vol. 32, pp. 1371-1383, Sept. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1371-1383
-
-
Mokhtari, M.1
Swahn, T.2
Walden, R.H.3
Stanchina, W.E.4
Kardos, M.5
Juhola, T.6
Schuppener, G.7
Tenhunen, H.8
Lewin, T.9
-
11
-
-
0033356997
-
High-speed multiplexer: A 50Gb/s 4:1 MUX in InP HBT technology
-
J. P. Mattia, R. Pullela, G. Georgieu, Y. Baeyens, H. S. Tsai, Y. K. Chen, C. Dorschky, T. W. Von Mohrenfels, M. Reinhold, C. Groepper, M. Sokolich, L. Nguyen, and W. Stanchina, "High-speed multiplexer: A 50Gb/s 4:1 MUX in InP HBT technology," in Tech. Dig. 1999 IEEE GaAs IC Symp., 1999, pp. 189-192.
-
Tech. Dig. 1999 IEEE GaAs IC Symp., 1999
, pp. 189-192
-
-
Mattia, J.P.1
Pullela, R.2
Georgieu, G.3
Baeyens, Y.4
Tsai, H.S.5
Chen, Y.K.6
Dorschky, C.7
Von Mohrenfels, T.W.8
Reinhold, M.9
Groepper, C.10
Sokolich, M.11
Nguyen, L.12
Stanchina, W.13
-
12
-
-
0033221273
-
40 Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors
-
E. Sano, H. Nakajima, N. Watanabe, S. Yamahata, and Y. Ishii, "40 Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors," Electron. Lett., vol. 35, no. 24, pp. 2116-2117, 1999.
-
(1999)
Electron. Lett.
, vol.35
, Issue.24
, pp. 2116-2117
-
-
Sano, E.1
Nakajima, H.2
Watanabe, N.3
Yamahata, S.4
Ishii, Y.5
-
13
-
-
0034430968
-
A 1:4 demultiplexer for 40 Gb/s fiber-optic applications
-
J. P. Mattia, R. Pullela, Y. Baeyens, Y.-K. Chen, H.-S. Tsai, G. Georgiou, T. W. von Mohrenfels, M. Reinhold, C. Gropper, C. Dorschky, and C. Schulien, "A 1:4 demultiplexer for 40 Gb/s fiber-optic applications," in IEEE 2000 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000, pp. 64-65.
-
IEEE 2000 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000
, pp. 64-65
-
-
Mattia, J.P.1
Pullela, R.2
Baeyens, Y.3
Chen, Y.-K.4
Tsai, H.-S.5
Georgiou, G.6
Von Mohrenfels, T.W.7
Reinhold, M.8
Gropper, C.9
Dorschky, C.10
Schulien, C.11
-
14
-
-
0342484488
-
High-gain transimpedance amplifier in InP-based HBT technology for the receiver in 40-Gb/s optical-fiber TDM links
-
Sept.
-
J. Mullrich, H. Thurner, E. Mullner, J. F. Jensen, W. E. Stanchina, M. Kardos, and H.-M. Rein, "High-gain transimpedance amplifier in InP-based HBT technology for the receiver in 40-Gb/s optical-fiber TDM links," IEEE J. Solid-State Circuits, vol. 35, pp. 1260-1265, Sept. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, pp. 1260-1265
-
-
Mullrich, J.1
Thurner, H.2
Mullner, E.3
Jensen, J.F.4
Stanchina, W.E.5
Kardos, M.6
Rein, H.-M.7
-
15
-
-
0035446560
-
InGaAs/InP DHBT technology and design methodology for over 40 Gb/s optical communication circuits
-
Sept.
-
P. Andre, S. Blayac, P. Berdaguer, J.-L. Benchimol, J. Godin, N. Kauffmann, A. Konczykowska, A.-E. Kasbari, and M. Riet, "InGaAs/InP DHBT technology and design methodology for over 40 Gb/s optical communication circuits," IEEE J. Solid-State Circuits, vol. 36, pp. 1321-1327, Sept. 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.36
, pp. 1321-1327
-
-
Andre, P.1
Blayac, S.2
Berdaguer, P.3
Benchimol, J.-L.4
Godin, J.5
Kauffmann, N.6
Konczykowska, A.7
Kasbari, A.-E.8
Riet, M.9
-
16
-
-
0037046463
-
Very-high-speed selector IC using InP/InGaAs heterojunction bipolar transistors
-
K. Ishii, K. Murata, M. Ida, K. Kurishima, T. Enoki, T. Shibata, and E. Sano, "Very-high-speed selector IC using InP/InGaAs heterojunction bipolar transistors," Electron. Lett., vol. 38, no. 10, pp. 480-481, 2002.
-
(2002)
Electron. Lett.
, vol.38
, Issue.10
, pp. 480-481
-
-
Ishii, K.1
Murata, K.2
Ida, M.3
Kurishima, K.4
Enoki, T.5
Shibata, T.6
Sano, E.7
-
17
-
-
0036712287
-
Clock and data recovery IC for 40 Gb/s fiber-optic receiver
-
Sept.
-
G. Georgiou, Y. Baeyens, Y.-K. Chen, A. H. Gnauck, C. Gropper, P. Paschke, R. Pullela, M. Reinhold, C. Dorschky, J. P. Mattia, T. W. von Mohrenfels, and C. Schulien, "Clock and data recovery IC for 40 Gb/s fiber-optic receiver," IEEE J. Solid-State Circuits, vol. 37, pp. 1120-1125, Sept. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, pp. 1120-1125
-
-
Georgiou, G.1
Baeyens, Y.2
Chen, Y.-K.3
Gnauck, A.H.4
Gropper, C.5
Paschke, P.6
Pullela, R.7
Reinhold, M.8
Dorschky, C.9
Mattia, J.P.10
Von Mohrenfels, T.W.11
Schulien, C.12
-
18
-
-
0036713751
-
InP D-HBT IC's for 40-Gb/s and higher bitrate lightwave tranceivers
-
Sept.
-
Y. Baeyens, G. Georgiou, J. S. Weiner, A. Leven, V. Houtsma, P. Paschke, Q. Lee, R. F. Kopf, Y. Yang, L. Chua, C. Chen, C. T. Liu, and Y.-K. Chen, "InP D-HBT IC's for 40-Gb/s and higher bitrate lightwave tranceivers," IEEE J. Solid-State Circuits, vol. 37, pp. 1152-1159, Sept. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, pp. 1152-1159
-
-
Baeyens, Y.1
Georgiou, G.2
Weiner, J.S.3
Leven, A.4
Houtsma, V.5
Paschke, P.6
Lee, Q.7
Kopf, R.F.8
Yang, Y.9
Chua, L.10
Chen, C.11
Liu, C.T.12
Chen, Y.-K.13
-
19
-
-
0031121765
-
60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique
-
M. Moller, H.-M. Rein, A. Felder, and T. F. Meister, "60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique," Electron. Lett., vol. 33, no. 8, pp. 679-680, 1997.
-
(1997)
Electron. Lett.
, vol.33
, Issue.8
, pp. 679-680
-
-
Moller, M.1
Rein, H.-M.2
Felder, A.3
Meister, T.F.4
-
20
-
-
0031556645
-
60 Gbit/s regenerating demultiplexer in SiGe bipolar technology
-
A. Felder, M. Moller, M. Wurzer, M. Rest, T. F. Meister, and H.-M. Rein, "60 Gbit/s regenerating demultiplexer in SiGe bipolar technology," Electron. Lett., vol. 33, no. 23, pp. 1984-1986, 1997.
-
(1997)
Electron. Lett.
, vol.33
, Issue.23
, pp. 1984-1986
-
-
Felder, A.1
Moller, M.2
Wurzer, M.3
Rest, M.4
Meister, T.F.5
Rein, H.-M.6
-
21
-
-
0034430981
-
45GHz transimpedance 32dB limiting amplifier and 40Gb/s 1:4 highly-sensitivity demultiplexer with decision circuit using SiGe HBT's for 40Gb/s optical receivers
-
T. Masuda, K. Ohhata, F. Arakawa, N. Shiramizu, E. Ohue, K. Oda, R. Hayami, M. Tanabe, H. Shimamoto, M. Kondo, T. Harada, and K. Washio, "45GHz transimpedance 32dB limiting amplifier and 40Gb/s 1:4 highly-sensitivity demultiplexer with decision circuit using SiGe HBT's for 40Gb/s optical receivers," in IEEE 2000 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000, pp. 60-61.
-
IEEE 2000 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2000
, pp. 60-61
-
-
Masuda, T.1
Ohhata, K.2
Arakawa, F.3
Shiramizu, N.4
Ohue, E.5
Oda, K.6
Hayami, R.7
Tanabe, M.8
Shimamoto, H.9
Kondo, M.10
Harada, T.11
Washio, K.12
-
22
-
-
0035060743
-
A fully-integrated 40 Gb/s clock and data recoverly / 1:4DEMUX IC in SiGe technology
-
M. Reinhold, C. Dorschky, R. Pullela, E. Rose, P. Mayer, P. Paschke, Y. Baeyens, J. P. Mattia, and F. Kunz, "A fully-integrated 40 Gb/s clock and data recoverly / 1:4DEMUX IC in SiGe technology," in IEEE 2001 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001, pp. 84-85.
-
IEEE 2001 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001
, pp. 84-85
-
-
Reinhold, M.1
Dorschky, C.2
Pullela, R.3
Rose, E.4
Mayer, P.5
Paschke, P.6
Baeyens, Y.7
Mattia, J.P.8
Kunz, F.9
-
23
-
-
0035683001
-
40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs
-
T. Masuda, K. Ohhata, N. Shiramizu, E. Ohue, K. Oda, R. Hayami, H. Shimamoto, M. Kondo, T. Harada, and K. Washio, "40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs," in IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001, pp. 1697-1700.
-
IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001
, pp. 1697-1700
-
-
Masuda, T.1
Ohhata, K.2
Shiramizu, N.3
Ohue, E.4
Oda, K.5
Hayami, R.6
Shimamoto, H.7
Kondo, M.8
Harada, T.9
Washio, K.10
-
24
-
-
0035682919
-
40-Gb/s analog IC chipset for optical receivers-AGC amplifier, full-wave rectifier and decision circuit-Implemented using self-aligned SiGe HBTs
-
K. Ohhata, F. Arakawa, T. Masuda, N. Shiramizu, and K. Washio, "40-Gb/s analog IC chipset for optical receivers-AGC amplifier, full-wave rectifier and decision circuit-Implemented using self-aligned SiGe HBTs," in IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001, pp. 1701-1704.
-
IEEE MTT-S 2001 Int. Microwave Symp. Dig., 2001
, pp. 1701-1704
-
-
Ohhata, K.1
Arakawa, F.2
Masuda, T.3
Shiramizu, N.4
Washio, K.5
-
25
-
-
0036102257
-
50GB/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial-communication systems
-
M. Meghelli, A. Rylyakov, and L. Shan, "50GB/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial-communication systems," in IEEE 2002 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002, pp. 260-261.
-
IEEE 2002 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002
, pp. 260-261
-
-
Meghelli, M.1
Rylyakov, A.2
Shan, L.3
-
26
-
-
0036712192
-
40-Gb/s circuits built from a 120-GHz fT SiGe technology
-
Sept.
-
G. Freeman, M. Meghelli, Y. Kwark, S. Zier, A. Rylyakov, M. A. Sorna, T. Tanji, O. M. Schreiber, K. Walter, J.-S. Rieh, B. Jagannathan, A. Joseph, and S. Subbanna, "40-Gb/s circuits built from a 120-GHz fT SiGe technology," IEEE J. Solid-State Circuits, vol. 37, pp. 1106-1441, Sept. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, pp. 1106-1114
-
-
Freeman, G.1
Meghelli, M.2
Kwark, Y.3
Zier, S.4
Rylyakov, A.5
Sorna, M.A.6
Tanji, T.7
Schreiber, O.M.8
Walter, K.9
Rieh, J.-S.10
Jagannathan, B.11
Joseph, A.12
Subbanna, S.13
-
27
-
-
0036803456
-
T of 562 GHz
-
Oct.
-
T of 562 GHz," IEEE Electron Device Lett., vol. 23, pp. 573-575, Oct. 2002.
-
(2002)
IEEE Electron Device Lett.
, vol.23
, pp. 573-575
-
-
Yamashita, Y.1
Endoh, A.2
Shinohara, K.3
Hikosaka, K.4
Matsui, T.5
Hiyamizu, S.6
Mimura, T.7
-
28
-
-
0034843460
-
Stable and uniform InAlAs/InGaAs HEMT IC's for 40-Gbit/s optical communication systems
-
T. Takahashi, M. Nihei, K. Makiyama, M. Nishi, T. Suzuki, and N. Hara, "Stable and uniform InAlAs/InGaAs HEMT IC's for 40-Gbit/s optical communication systems," in Proc. 2001 Indium Phosphide and Related Materials Conf., 2001, pp. 614-617.
-
Proc. 2001 Indium Phosphide and Related Materials Conf., 2001
, pp. 614-617
-
-
Takahashi, T.1
Nihei, M.2
Makiyama, K.3
Nishi, M.4
Suzuki, T.5
Hara, N.6
-
29
-
-
0031272868
-
Analytical expression for operating speed of GaAs SCFL D-type flip-flop
-
T. Maeda and M. Fujii, "Analytical expression for operating speed of GaAs SCFL D-type flip-flop," Solid-State Electron., vol. 41, no. 11, pp. 1687-1691, 1997.
-
(1997)
Solid-State Electron.
, vol.41
, Issue.11
, pp. 1687-1691
-
-
Maeda, T.1
Fujii, M.2
-
30
-
-
0028017074
-
Highly reliable InAlAs/InGaAs heterojunction FET's fabricated using completely Molybdenum-based electrode technology (COMET)
-
K. Onada, A. Fujihara, E. Mizuki, Y. Hori, H. Miyamoto, N. Samoto, and M. Kuzuhara, "Highly reliable InAlAs/InGaAs heterojunction FET's fabricated using completely Molybdenum-based electrode technology (COMET)," in IEEE MTT-S 1994 Int. Microwave Symp. Dig., 1994, pp. 261-264.
-
IEEE MTT-S 1994 Int. Microwave Symp. Dig., 1994
, pp. 261-264
-
-
Onada, K.1
Fujihara, A.2
Mizuki, E.3
Hori, Y.4
Miyamoto, H.5
Samoto, N.6
Kuzuhara, M.7
-
31
-
-
0026940016
-
InAlAs/InGaAs/InP MODFET's with uniform threshold voltage obtained by selective wet gate recess
-
Oct.
-
M. Tong, K. Nummila, A. Ketterson, I. Adesida, C. Caneau, and R. Bhat, "InAlAs/InGaAs/InP MODFET's with uniform threshold voltage obtained by selective wet gate recess," IEEE Electron Device Lett., vol. 13, pp. 525-527, Oct. 1992.
-
(1992)
IEEE Electron Device Lett.
, vol.13
, pp. 525-527
-
-
Tong, M.1
Nummila, K.2
Ketterson, A.3
Adesida, I.4
Caneau, C.5
Bhat, R.6
-
32
-
-
0036913626
-
A 43-Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology
-
Dec.
-
Y. Nakasha, T. Suzuki, H. Kano, A. Ohya, K. Sawada, K. Makiyama, T. Takahashi, M. Nishi, T. Hirose, M. Takikawa, and Y. Watanabe, "A 43-Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology," IEEE J. Solid-State Circuits, vol. 37, pp. 1703-1709, Dec. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, pp. 1703-1709
-
-
Nakasha, Y.1
Suzuki, T.2
Kano, H.3
Ohya, A.4
Sawada, K.5
Makiyama, K.6
Takahashi, T.7
Nishi, M.8
Hirose, T.9
Takikawa, M.10
Watanabe, Y.11
-
33
-
-
0036113805
-
A 90Gb/s 2:1 multiplexer IC in InP-based HEMT technology
-
T. Suzuki, Y. Nakasha, T. Takahashi, K. Makiyama, K. Imanishi, T. Hirose, and Y. Watanabe, "A 90Gb/s 2:1 multiplexer IC in InP-based HEMT technology," in IEEE 2002 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002, pp. 192-193.
-
IEEE 2002 Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002
, pp. 192-193
-
-
Suzuki, T.1
Nakasha, Y.2
Takahashi, T.3
Makiyama, K.4
Imanishi, K.5
Hirose, T.6
Watanabe, Y.7
-
34
-
-
0036073116
-
A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology
-
H. Kano, T. Suzuki, S. Yamaura, Y. Nakasha, K. Sawada, T. Takahashi, K. Makiyama, T. Hirose, and Y. Watanabe, "A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology," in IEEE 2002 MTT-S Int. Microwave Symp. Dig., vol. 1, 2002, pp. 75-78.
-
(2002)
IEEE 2002 MTT-S Int. Microwave Symp. Dig.
, vol.1
, pp. 75-78
-
-
Kano, H.1
Suzuki, T.2
Yamaura, S.3
Nakasha, Y.4
Sawada, K.5
Takahashi, T.6
Makiyama, K.7
Hirose, T.8
Watanabe, Y.9
|