Programmable single-electron transistor logic for future low-power intelligent LSI: Proposal and room-temperature operation

IEEE Transactions on Electron Devices

Volumn 50, Issue 7, 2003, Pages 1623-1630

  Uchida, Ken ^a   Koga, Junji ^a   Ohba, Ryuji ^a   Toriumi, Akira ^a,b  

^a TOSHIBA CORPORATION   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

Coulomb blockade; Memories; Programmable logic devices; Quantum dots (QDs); Quantum effect semiconductor devices; Silicon on insulator technology; Single electron phenomena

Indexed keywords

COULOMB BLOCKADE; LSI CIRCUITS; OSCILLATIONS; PHASE SHIFT; PROGRAMMABLE LOGIC CONTROLLERS; SEMICONDUCTOR QUANTUM DOTS; SILICON ON INSULATOR TECHNOLOGY; TRANSISTORS;

SINGLE-ELECTRON TRANSISTORS (SET);

CMOS INTEGRATED CIRCUITS;

EID: 0042026550     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.813909     Document Type: Article

References (24)

1. H. Grabert and M. H. Devoret, Eds., Single Charge Tunneling. New York: Plenum, 1992.
2. Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwadate, Y. Nakajima, S. Horiguchi, K. Murase, and M. Tabe, "Fabrication technique for Si single-electron transistor operating at room temperature," Electron Lett., vol. 31, pp. 136-147, 1995.
3. H. Ishikuro, T. Fujii, T. Saraya, G. Hashiguchi, T. Hiramoto, and T. Ikoma, "Coulomb blockade oscillations at room temperature in a Si quantum wire metal-oxide-semiconductor field-effect transistor fabricated by anisotropic etching on a silicon-on-insulator substrate," Appl. Phys. Lett., vol. 68, pp. 3585-3587.
4. A. Fujiwara, Y. Takahashi, H. Namatsu, K. Kurihara, and K. Murase, "Suppression of effects of parasitic metal-oxide-semiconductor field-effect transistors on si single-electron transistors." Jpn. J. Appl. Phys., vol. 37, pp. 3257-3263, 1998.
5. L. Zhang, L. Guo, and S. Y. Chou, "Silicon single-electron quantum-dot transistor switch operating at room temperature." Appl. Phys. Lett., vol. 72, pp. 1205-1207, 1998.
6. M. Saitoh, N. Takahashi, H. Ishikuro, and T. Hiramoto, "Large electron addition energy above 250 meV in a silicon quantum dot in a single-electron transistor," Jpn. J. Appl. Phys., vol. 40, pp. 2010-2012, 2001.
7. Y. Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara, and K. Murase, "Multigate single-electron transistors and their application to an exclusive-OR gate," Appl. Phys. Lett., vol. 76, pp. 637-639, 2000.
8. Y. Ono, Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara, and K. Murase, "Si complementary single-electron inverter with voltage gain," Appl. Phys. Lett., vol. 76. pp. 3121-3133, 2000.
9. Y. Ono and Y. Takahashi, "Single-electron pass-transistor logic: operation of its elemental circuit," in IEDM Tech. Dig., 2000, pp. 297-300.
10. H. Inokawa, A. Fujiwara, and Y. Takahashi, "A multiple-valued logic with merged single-electron and MOS transistors," in IEDM Tech. Dig., 2001, pp. 147-150.
11. J. R. Tucker, "Complementary digital logic based on Coulomb blockade," J. Appl. Phys., vol. 72. pp. 4399-4413, 1992.
12. K. Uchida, K. Matsuzawa, and A. Toriumi, "A new design scheme for logic circuits with single electron transistors," Jpn. J. Appl. Phys., vol. 38. pp. 4027-4032, 1999.
13. K. Uchida, J. Koga, R. Ohba, and A. Toriumi. "Room-temperature operation of multifunctional single-electron transistor logic." in IEDM Tech. Dig., 2000, pp. 863-865.
14. H. Ishikuro and T. Hiramoto, "Influence of quantum confinement effects on single-electron and single hole transistors," in IEDM Tech. Dig., 1998, pp. 119-122.
15. K. Uchida, K. Matsuzawa, J. Koga, R. Ohba, S. Takagi, and A. Toriumi, "Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits," Jpn. J. Appl. Phys., vol. 39, pp. 2321-2324, 2000.
16. R. L. Geiger, P. E. Allen, and N. R. Strader, VLSI Design Techniques for Analog and Digital Circuits. New York: McGraw-Hill, 1990.
17. K. Uchida, J. Koga, R. Ohba, S. Takagi, and A. Toriumi, "Silicon single-electron tunneling device fabricated in an undulated ultrathin silicon-on-insulator film," J. Appl. Phys., vol. 90, pp. 3551-3557.
18. P. Meakin, Fractals, Scaling and Growth Far from Equilibrium. Cambridge, U.K.: Cambridge Univ. Press. 1998.
19. P. A. Lee, "Variable-range hopping in finite one-dimensional wires." Phys. Rev. Lett., vol. 53, pp. 2042-2045, 1984.
20. A. Ohata and A. Toriumi, "Coulomb blockade effects in edge quantum wire SOI-MOSFETs," IEICE Trans. Electron., vol. E79-C. pp. 1586-1589, 1996.
21. A. Ohata, A. Toriumi, and K. Uchida, "Coulomb blockade effects in edge quantum wire SOI MOSFETs," Jpn. J. Appl. Phys., vol. 36, pp. 1686-1689, 1997.
22. Y. Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara, and K. Murase, "A Si memory device composed of a one-dimensional metal-oxide-semiconductor field-effect transistor switch and a single-electron transistor detector," Jpn. J. Appl. Phys., vol. 38, pp. 2457-2461, 1999.
23. Z. A. K. Durrani, C. V. Irvine, and H. Ahmed, "A memory cell with single-electron and metal-oxide semiconductor transistor integration," Appl. Phys. Lett., vol. 74, pp. 1293-1295, 1999.
24. A. K. Sharam, Programmable Logic Handbook. New York: McGraw-Hill.